
Lime Microsystems Limited

Surrey Technology Centre
Occam Road
The Surrey Research Park
Guildford, Surrey GU2 7YG
United Kingdom

Tel: +44 (0) 1483 685 063
e-mail: enquiries@limemicro.com



LMS7002M – Multi-Band, Multi-Standard MIMO RF Transceiver IC

- Programming and Calibration Guide -

Chip version: LMS7002M
Document version: 2.24
Document revision: 0

Contents

1. Serial Port Interface	7
1.1 Description	7
2. LMS7002Mr2 Memory Map Description.....	9
2.1 LMS7002Mr2 Memory Map.....	9
2.2 General Control, LimeLight™ and IO Cell Configuration Memory	12
2.3 NCO Configuration Memory	21
2.4 TxTSP(A/B) Configuration Memory	24
2.5 RxTSP(A/B) Configuration Memory	27
2.6 RX/TX GFIR1/GFIR2 Coefficient Memory	30
2.7 RX/TX GFIR3 Coefficient Memory	31
2.8 RFE(1, 2) Configuration Memory	32
2.9 RBB(1, 2) Configuration Memory	36
2.10 TRF(1, 2) Configuration Memory	39
2.11 TBB(1, 2) Configuration Memory	41
2.12 AFE Configuration Memory	44
2.13 BIAS Configuration Memory	45
2.14 SXR, SXT Configuration Memory	46
2.15 CGEN Configuration Memory	50
2.16 XBUF Configuration Memory	53
2.17 LDO Configuration Memory	54
2.18 EN_DIR Configuration Memory	63
2.19 SXR, SXT and CGEN BIST Configuration Memory	64
2.20 CDS Configuration Memory	66
2.21 mSPI Configuration Memory	68
Appendix 1: SPI Procedures	70
A1.1 SPI READ/WRITE Pseudo Code	70
Appendix 2: Control Block Diagrams	72
A2.1 RFE Control Diagrams	73
A2.2 RBB Control Diagrams	75
A2.3 TRF Control Diagrams	77
A2.4 TBB Control Diagrams	79
A2.5 AFE Control Diagram	81
A2.6 BIAS Control Diagram.....	82
A2.7 SXR and SXT Control Diagrams	83
A2.8 CGEN Control Diagram.....	85
A2.9 XBUF Control Diagram	86
A2.10 LDOs Control Diagram.....	87
A2.11 CDS Control Diagram.....	88
A2.12 IO Cell Control Diagram	88
A2.13 TxTSP(A/B) Control Diagram	89
A2.14 RxTSP(A/B) Control Diagram.....	90
A2.15 SXR, SXT and CGEN BIST Control Diagram	91
A2.16 TxTSP(A/B) BIST Control Diagram	92
A2.17 RxTSP(A/B) BIST Control Diagram	92
A2.18 LimeLight™ Control Diagram.....	93

Appendix 3: Calibration Algorithms.....	94
A3.1 LMS7002M Baseband Filters Calibration	94
A3.1.1 Receiver Filter Calibration Overview	94
A3.1.2 Receiver Filter Calibration Algorithm	95
A3.1.3 Transmiter Filter Calibration Overview	101
A3.1.4 Transmitter Filter Calibration Algorithm	102

Revision History

Version 01r00

Released: 06 Dec, 2013

Initial version.

Constructed from LMS7002M-SPIRegs-2.00r17.doc and
LMS7002M-SPIRegs-2.00r14_kk.doc documents.

Default values changed.

Version 01r01

Released: 10 Dec, 2013

RxTSP and TxTSP description updated.

Version 01r02

Released: 11 Dec, 2013

Document updated.

SXR, SXT Configuration Memory section changed.

Version 01r03

Released: 12 Dec, 2013

Widths of following registers updated: C_CTL_PGA_RBB_(1, 2)[7:0], RESRV_TRF_(1, 2)[4:0], RESRV_TBB_(1, 2)[7:0], RESRV_CGN[3:1].

Version 01r04

Released: 20 Dec, 2013

New controls (EN_DIR_) in 0x081 and 0x0124 registers.

EN_SDM_TSTO_CGEN moved from address 0x0086[7] to address 0x00A8[4].

EN_SDM_TSTO_(SXR, SXT) moved from address 0x011C[7] to address 0x00A8[5,6].

Added PD_FBDIV_(SXR, SXT) to address 0x011C[7].

Changed PD_FDIV_(SXR, SXT) description in address 0x011C.

Added CDC_I_TRF_(1,2)[3:0] and CDC_Q_TRF_(1,2)[3:0] to address 0x0104.

Address 0x0104 default changed.

Added CDC_I_RFE_(1,2)[3:0] and CDC_Q_RFE_(1,2)[3:0] to address 0x010C.

Address 0x010C default changed.

Version 01r05

Released: 30 Dec, 2013

(RESRV outputs use updated in next document revision)

Removed RESRV_RFE_(1, 2) from address 0x0114.

Outputs used for :

CDC_I_RFE_(1, 2)[3:0], CDC_Q_RFE_(1, 2)[3:1] (controlling from address 0x010C)

Removed RESRV_TRF_(1, 2)[4:0] from address 0x0104

Outputs used for: CDC_I_TRF_2[3:0], CDC_Q_TRF_2[3]

RESRV_(SXR, SXT)[7:0] output width narrowed in address 0x0124.

SXT Outputs used for:

CDC_Q_TRF_1[2:0], CDC_Q_TRF_2[2:0], PD_FBDIV_SXT

SXR for:

CDC_Q_RFE_1[0], CDC_Q_RFE_2[0], PD_FBDIV_SXR

Version 01r06

Released: 06 Jan, 2014

Removed RESRV_RFE_(1, 2) from address 0x0114.

Outputs used for:

CDC_I_RFE_(1, 2)[3:0], CDC_Q_RFE_(1, 2)[3:1] (controlling from address 0x010C)

Removed RESRV_TRF_(1, 2)[4:0] from address 0x0104.

RESRV_TRF_1 outputs used for: CDC_I_TRF_1[3:2], CDC_I_TRF_2[3:1].

RESRV_TRF_2 outputs used for: CDC_I_TRF_2[0], CDC_Q_TRF_2[3:0].

RESRV_(SXR, SXT)[7:0] output width narrowed in address 0x0124.

RESRV_SXT outputs used for: CDC_I_TRF_1[1:0], CDC_Q_TRF_1[3:0],
PD_FBDIV_SXT.

RESRV_SXR outputs used for: CDC_Q_RFE_2[0], CDC_Q_RFE_1[0], PD_FBDIV_SXR.

Version 01r07

Released: 06 Jan, 2014

LML_TXNRXIQ1 default changed (address 0x0023[1]).

New registers VER[4:0], REV[4:0], MASK[5:0] added, address 0x002F.

EN_DIR_BIAS register removed (0x0081).

EN_BIAS_MASTER register name changed to PD_BIAS_MASTER (0x0084).

PD_* registers moved one bit to the left (0x0084).

EN_G_BIAS register removed (0x0084).

Version 01r08

Released: 08 Jan, 2014

Default values in registers at 0x0104 and 0x010C changed.

Version 01r09

Released: 10 Jan, 2014

Default value of register at 0x002A changed.
LimeLight control structure diagram updated.
New register RXP_TST added to 0x002A[8].

Version 01r10

Released: 20 Jan, 2014

Default values of registers at 0x0108, 0x0109, 0x010A, 0x0082, 0x0120, 0x0121, 0x009E addresses were changed.

Shadow registers added to CGEN module for registers:

DIV_OUTCH_CGEN[7:0] (0x0089[10:3]);
CSW_VCO_CGEN[7:0] (0x008B[8:1]).

Shadow registers added to SXT/SXR modules for registers:

EN_DIV2_DIVPROG_(SXR, SXT) (0x011C[10]);
DIV_LOCH_(SXR, SXT) [2:0] (0x011F[8:6]);
SEL_VCO_(SXR, SXT)[1:0] (0x0121[2:1]);
CSW_VCO_(SXR, SXT)[7:0] (0x0121[10:3]).

Shadow registers added to NCO control modules for registers:

SEL[3:0] (0x0240[4:1] / 0x0440[4:1]);
MODE (0x0240[0] / 0x0440[0]).

Version 01r11

Released: 27 Jan, 2014

New registers added:

NCO_BYP (0x0208[9]);
DC_REG[15:0] (0x020C[15:0] / 0x040B);
INSEL (0x0200[2] / 0x0400[2]);
TSGMODE (0x0200[3] / 0x0400[3]);
TSGSWAPIQ (0x0200[4] / 0x0400[4]);
TSGDCLDI (0x0200[5] / 0x0400[5]);
TSGDCLDQ (0x0200[6] / 0x0400[6]);
TSGFCW (0x0200[8:7] / 0x0400[8:7]);
CAPSEL[1:0] (0x0400[3:2]);
CAPTURE (0x0400[4]);
CAPD[31:0].

Registers removed:

RSSI[15:0] (0x040B[15:0]);
BSIGI[22:0], BSIGQ[22:0] and BSTATE (0x040D[15:0], 0x040E[15:0],
0x040F[15:0]).

Version 01r12

Released: 18 Feb, 2014

New registers added:

TSGFC (0x0200[9] / 0x0400[9]).

Register CAPTURE (0x0400[11]) mooved to 0x0400[15].

Register CAPSEL[1:0] (0x0400[10:9]) mooved to 0x0400[14:13].

Default value of 0x0400 updated.

Register MCLK1_DIV[7:0] renamed to RXTSPCLKA_DIV; register MCLK2_DIV[7:0] renamed to TXTSPCLKA_DIV (address 0x002C).

Default value of RDIV_VCOGN[7:0] (0x009A[7:0]) changed.

Version 01r13

Released: 17 Mar, 2014

Description of register CAPD[31:0] (addresses 0x040E and 0x040F) updated.

Version 01r14

Released: 14 Apr, 2014

Register CMIX_P6DB (addresses 0x0208 and 0x040C) is 2 bit instead of 1 and renamed to CMIX_GAIN.

Register CMIX_SC (0x0208[14] and 0x040C[14]) mooved to 0x0208[13] and 0x040C[13].

Register NCO_BYP removed (0x0208[9]).

NCO dithering control implemented (new register added to 0x0240/0x0440 addresses).

EN_DACCLKH_CLKGN renamed to EN_ADCCLKH_CLKGN (address 0x0086).

RESRV_TBB_(1, 2) resized from 8 bits to 6 (address 0x010B).

Default value updated in C_CTL_LPFH_RBB_(1, 2)[7:0] register description (0x0116[7:0]).

Default value updated in RDIV_VCOGN [7:0] register description (0x009A[7:0]).

Default value updated for CCOMP_TIA_RFE_(1, 2)[3:0] register (0x0112[15:12]).

Default value updated for RCOMP_TIA_RFE_(1, 2)[3:0] register (0x0114[8:5]).

Register RX_MUX[1:0] added instead of DLB_MUX (address 0x002A[7:8]).

Version 01r15

Released: 19 Apr, 2014

Register RXRDCLK_MUX increased to 2 bits: RXRDCLK_MUX[1:0] (0x002A[3:2]).

Register TXWRCLK_MUX moved from 0x002A[3] to 0x002A[4].

Register TXRDCLK_MUX[1:0] moved from 0x002A[5:4] to 0x002A[6:5].

Register TX_MUX moved from 0x002A[6] to 0x002A[7].

Register RX_MUX[1:0] moved from 0x002A[8:7] to 0x002A[9:8].

Default of 0x002A changed.

Version 01r16

Released: 20 Apr, 2014

New registers DIQDIRCTR2 (0x0023[15]), DIQDIR2 (0x0023[14]) DIQDIRCTR1 (0x0023[13]), DIQDIR1 (0x0023[12]) added.

New registers ENABLEDIRCTR2 (0x0023[11]), ENABLEDIR2 (0x0023[10]) ENABLEDIRCTR1 (0x0023[9]), ENABLEDIR1 (0x0023[8]) added.

TXWRCLK_MUX and TX_MUX registers resized to 2 bits (address 0x002a), default of 0x002A changed, registers in this address rearranged.

Version 01r17

Released: 31 Jul, 2014

Description of register TST_SX_(SXR, SXT)[2:0] (address 0x011F) updated.

Description of register TST_CGEN[2:0] (address 0x0089) updated.

Register EN_INSHSW_H_RFE_(1, 2) removed (address 0x010D[5]).

All the control diagrams of analog blocks updated.

LML block diagram updated.

TxTSP block diagram updated.

RxTSP block diagram updated.

Version 01r18

Released: 07 Sep, 2014

Description of register FRAC_SDM_(SXR, SXT) (address 0x011D) updated.

Version 01r19

Released: 26 Nov, 2014

Description of register TST_SX_(SXR, SXT)[2:0] (address 0x011F) updated.

Description of register TST_CGEN[2:0] (address 0x0089) updated.

Version 01r20

Released: 27 Mar, 2015

Description of registers at addresses 0x0024, 0x0027 updated.

Register name LML1_TX_PST changed to LML1_BB2RF_PST, description updated (address 0x0025[12:8]).

Register name LML1_TX_PRE changed to LML1_BB2RF_PRE, description updated (address 0x0025[4:0]).

Register name LML1_RX_PST changed to LML1_RF2BB_PST, description updated (address 0x0026[12:8]).

Register name LML1_RX_PRE changed to LML1_RF2BB_PRE, description updated (address 0x0026[4:0]).

Register name LML2_TX_PST changed to LML2_BB2RF_PST, description updated (address 0x0028[12:8]).

Register name LML2_TX_PRE changed to LML2_BB2RF_PRE, description updated (address 0x0028[4:0]).

Register name LML2_RX_PST changed to LML2_RF2BB_PST, description updated (address 0x0029[12:8]).

Register name LML2_RX_PRE changed to LML2_RF2BB_PRE, description updated (address 0x0029[4:0]).

Register name LML_FIDM2 changed to LML2_FIDM (address 0x0023[5]).

Register name LML_TXNRXIQ2 changed to LML2_RXNTXIQ, description updated (address 0x0023[4]).

Register name LML_MODE2 changed to LML2_MODE (address 0x0023[3]).

Register name LML_FIDM1 changed to LML1_FIDM (address 0x0023[2]).

Register name LML_TXNRXIQ1 changed to LML2_RXNTXIQ, description updated (address 0x0023[1]).

Register name LML_MODE1 changed to LML1_MODE (address 0x0023[0]).

Description of registers at addresses 0x002C updated.

Version 2.21r0

Released: 29 May, 2015

Description of registers at addresses 0x0101, 0x0109, 0x010A, 0x0112, 0x0114, 0x0116, 0x0117, 0x0118 updated.

Updated Appendix 3 calibration algorithms:

Added TX and RX filter calibration procedure flow charts.

Version 2.22r0

Released: 02 Jun, 2015

Updated Appendix 3 calibration algorithms:

TX filter calibration procedure flow charts (changed TxLPFH coefficient table, tuning ranges).

Version 2.23r0

Released: 04 Jun, 2015

Updated Appendix 3 calibration algorithms:

RX and TX filter calibration procedure flow charts;

Calibration procedure description rearranged, added more information.

Version 2.24r0

Released: 10 Jul, 2015

Section 1.1 updated (few typo errors fixed).

Figure 4 updated – SXT and SXR added.

Description of registers GFIR3_L (addresses 0x0207[10:8] and 0x0407[10:8]) updated – error in the formula fixed

1

Serial Port Interface

1.1 Description

The functionality of LMS7002Mr2 transceiver is fully controlled by a set of internal registers which can be accessed through a serial SPI port interface. Both write and read operations are supported. The serial SPI port can be configured to run in 3 or 4 wire mode with the following pins used:

- SEN SPI serial port enable, active low, output from master;
- SCLK SPI serial clock, output from master;
- SDIO SPI serial data in/out (Master Output Slave Input (MOSI) / Master Input Slave Output (MISO)) in 3 wire mode, serial data input (MOSI) in 4 wire mode;
- SDO SPI serial data out (MISO) in 4 wire mode, don't care in 3 wire mode.

SPI serial port key features:

- Operating as slave;
- Operating in SPI Mode 0 (data is captured on the clock's rising edge, while data is shifted on the clock's falling edge);
- 32 serial clock cycles are required to complete write operation;
- 32 serial clock cycles are required to complete read operation;
- Multiple write/read operations are possible without toggling serial enable signal.

All configuration registers are 16-bit wide. Write/read sequence consists of 16-bit instruction followed by 16-bit data to write or read. MSB of the instruction bit stream is used as SPI command where CMD = 1 for write and CMD = 0 for read. Next 4 bits are reserved (Reserved[3:0]) and must be zeroes. Next 5 bits represent block address (Maddress[4:0]) since LMS7002Mr2 configuration registers are divided into logical blocks as shown in

Table 1. Remaining 6 bits of the instruction are used to address particular registers (Reg[5:0]) within the block as described in Section 2. Maddress and Reg compiles global 11-bit register address when concatenated ((Maddress << 6) | Reg). Use global address values for particular register from the tables provided in Section 2.

Write/read cycle waveforms are shown in Figure 1, Figure 2 and Figure 3. Note that write operation is the same for both 3-wire and 4-wire modes. Although not shown in the figures, multiple byte write/read is possible by repeating instruction/data sequence while keeping SEN low.




Figure 1 SPI write cycle, 3-wire and 4-wire modes




Figure 2 SPI read cycle, 4-wire mode (default)




Figure 3 SPI read cycle, 3-wire mode

2

LMS7002Mr2 Memory Map Description

2.1 LMS7002Mr2 Memory Map

All the LMS7002Mr2 configuration space is accessible via serial SPI interface. All the configuration space is divided to logical block types:

- Other
- Top
- TRX
- TX
- RX

LMS7002Mr2 chip is MIMO, hence it have two channels called A and B. So, some analogue/digital modules appears in MIMO channel A as well as B (from TRX, TX and RX blocks). The rest of modules (from Other and Top logical block types) are controlled only from one memory block. All the logical blocks are summarized in Table 1.

To save the addressing space and speed-up write operation the following trick is used for the TRX, TX and RX logical block types. There is a register called MAC[1:0] (address of this register is 0x0020[1:0]) which selects MIMO channel A or/and B. MIMO channel select logic depends on MAC[1:0] register as described below (see Figure 1 for reference):

- 11 – SPI write operation possible **only**. The same data are written to the A and B MIMO channels at the same time. Note, that read operation will corrupt read data when MAC[1:0] is set to "11".
- 01 – SPI read/write operation possible. Data may be written to or read from the MIMO channel A only.
- 10 – SPI read/write operation possible. Data may be written to or read from the MIMO channel B only.

Using the MAC register simplifies programming for MIMO. As an example, the addresses of registers controlling TBBA and TBBB are the same, but the individual A or B channels are identified using the MAC[1:0] register.

Let us consider the write operation to the G_TIA_RFE_A[1:0] register. This register controls the RFE module within MIMO channel A. To write to the G_TIA_RFE_A[1:0] register, we have to set MAC[1:0] to the "01". If we set MAC[1:0] to the "11" then the same value will be written to the registers G_TIA_RFE_A[1:0] and G_TIA_RFE_B[1:0] at the same time (i.e. only one write operation is required, hence time saved). Similarly, if we want to write to the G_TIA_RFE_B[1:0] register only, we have to set MAC[1:0] to "10".

The special case is frequency synthesizers SXR and SXT. Register addresses are the same for SXR and SXT. To control SXT we have to set MAC[1:0] to the "10" and MAC[1:0] to the "01" for SXR.

Modules from the Top and Other logical blocks (see Table 1) are not controlled by the MAC[1:0] register.




Figure 4 Access logic of configuration modules

The memory mapping is shown in Table 1. There are five basic logical blocks. These are:

- a) Other, controlling the microcontroller and LimeLight™ interface;
- b) Top, controlling the top level bias, clock synthesizers, buffers, LDOs and BIST;
- c) TRX, controlling the Transmit and Receive RF functions;
- d) TX, controlling the transmit digital functions;
- e) RX, controlling the receive digital functions.

Table 1: LMS7002Mr2 memory map

Logical Block Type	Logical Block Name	Size, regs	Cmd (R/W)	Address			Comments
				Resserved [3:0]	Maddress [4:0]	Reg [5:0]	
Other	uC	16	0/1	0000	00000	00xxxx	Address space starts at 0x0000. Addressing do not depend from MAC[1:0].
	Lime Light	32	0/1	0000	00000	1xxxxx	Address space starts at 0x0020. Addressing do not depend from MAC[1:0].
TOP	Top Control (AFE, BIAS, XBUF, CGEN, LDO, BIST)	128	0/1	0000	0001x	xxxxxx	Address space starts at 0x0080. Addressing do not depend from MAC[1:0].
TRX	TRX (TRF(A/B), TBB(A/B), RFE(A/B), RBB(A/B), SX(R/T))	128	0/1	0000	0010x	xxxxxx	Address space starts at 0x0100. Selected MIMO channel depends on MAC[1:0].
TX	TxTSP(A/B)	32	0/1	0000	01000	0xxxxx	Address space starts at 0x0200. Selected MIMO channel depends on MAC[1:0].
	TxNCO(A/B)	64	0/1	0000	01001	xxxxxx	Address space starts at 0x0240. Selected MIMO channel depends on MAC[1:0].
	TxGFIR1(A/B)	64	0/1	0000	01010	xxxxxx	Address space starts at 0x0280. Selected MIMO channel depends on MAC[1:0].
	TxGFIR2(A/B)	64	0/1	0000	01011	xxxxxx	Address space starts at 0x02C0. Selected MIMO channel depends on MAC[1:0].
	TxGFIR3a(A/B)	64	0/1	0000	01100	xxxxxx	Address space starts at 0x0300. Selected MIMO channel depends on MAC[1:0].
	TxGFIR3b(A/B)	64	0/1	0000	01101	xxxxxx	Address space starts at 0x0340. Selected MIMO channel depends on MAC[1:0].
	TxGFIR3c(A/B)	64	0/1	0000	01110	xxxxxx	Address space starts at 0x0380. Selected MIMO channel depends on MAC[1:0].
RX	RxTSP(A/B)	32	0/1	0000	10000	0xxxxx	Address space starts at 0x0400. Selected MIMO channel depends on MAC[1:0].
	RxNCO(A/B)	64	0/1	0000	10001	xxxxxx	Address space starts at 0x0440. Selected MIMO channel depends on MAC[1:0].
	RxGFIR1(A/B)	64	0/1	0000	10010	xxxxxx	Address space starts at 0x0480. Selected MIMO channel depends on MAC[1:0].
	RxGFIR2(A/B)	64	0/1	0000	10011	xxxxxx	Address space starts at 0x04C0. Selected MIMO channel depends on MAC[1:0].
	RxGFIR3a(A/B)	64	0/1	0000	10100	xxxxxx	Address space starts at 0x0500. Selected MIMO channel depends on MAC[1:0].
	RxGFIR3b(A/B)	64	0/1	0000	10101	xxxxxx	Address space starts at 0x0540. Selected MIMO channel depends on MAC[1:0].
	RxGFIR3c(A/B)	64	0/1	0000	10110	xxxxxx	Address space starts at 0x0580. Selected MIMO channel depends on MAC[1:0].

2.2 General Control, LimeLightTM and IO Cell Configuration Memory

The block diagram of each IO cell is shown in Figure 21. It is possible to control the drive strength and pull-up resistor value of each IO cell.

The tables in this chapter describe the control registers of the IO cells and LimeLightTM Ports 1 and 2. The control diagram of the LimeLightTM ports is shown in Figure 27.

The general purpose control registers are also described in this chapter.

Table 2 LimeLight™ and PAD configuration memory

Address (15 bits)	Bits	Description
0x0020	15	LRST_TX_B: Resets all the logic registers to the default state for Tx MIMO channel B. 0 – Reset active 1 – Reset inactive (default)
	14	MRST_TX_B: Resets all the configuration memory to the default state for Tx MIMO channel B. 0 – Reset active 1 – Reset inactive (default)
	13	LRST_TX_A: Resets all the logic registers to the default state for Tx MIMO channel A. 0 – Reset active 1 – Reset inactive (default)
	12	MRST_TX_A: Resets all the configuration memory to the default state for Tx MIMO channel A. 0 – Reset active 1 – Reset inactive (default)
	11	LRST_RX_B: Resets all the logic registers to the default state for Rx MIMO channel B. 0 – Reset active 1 – Reset inactive (default)
	10	MRST_RX_B: Resets all the configuration memory to the default state for Rx MIMO channel B. 0 – Reset active 1 – Reset inactive (default)
	9	LRST_RX_A: Resets all the logic registers to the default state for Rx MIMO channel A. 0 – Reset active 1 – Reset inactive (default)
	8	MRST_RX_A: Resets all the configuration memory to the default state for Rx MIMO channel A. 0 – Reset active 1 – Reset inactive (default)
	7	SRST_RXFIFO: RX FIFO soft reset (LimeLight™ Interface). 0 – Reset active 1 – Reset inactive (default)
	6	SRST_TXFIFO: TX FIFO soft reset (LimeLight™ Interface). 0 – Reset active 1 – Reset inactive (default)
	5	RXEN_B: Power control for Rx MIMO channel B. 0 – Rx MIMO channel B powered down 1 – Rx MIMO channel B enabled (default)
	4	RXEN_A: Power control for Rx MIMO channel A. 0 – Rx MIMO channel A powered down 1 – Rx MIMO channel A enabled (default)
	3	TXEN_B: Power control for Tx MIMO channel B. 0 – Tx MIMO channel B powered down 1 – Tx MIMO channel B enabled (default)
	2	TXEN_A: Power control for Tx MIMO channel A. 0 – Tx MIMO channel A powered down 1 – Tx MIMO channel A enabled (default)
1 – 0		MAC[1:0]: MIMO access control. 11 – Channels A and B accessible. SPI write operation only (default) 01 – Channel A accessible only. Valid for SPI read/write 10 – Channel B accessible only. Valid for SPI read/write
		Default: 11111111 11111111

Address (15 bits)	Bits	Description
0x0021		<p>Reserved</p> <p>TX_CLK_PE: Pull up control of TX_CLK pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>RX_CLK_PE: Pull up control of RX_CLK pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>SDA_PE: Pull up control of SDA pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>SDA_DS: Driver strength of SDA pad. 0 – Driver strength is 4mA (default) 1 – Driver strength is 8mA</p> <p>SCL_PE: Pull up control of SCL pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>SCL_DS: Driver strength of SCL pad. 0 – Driver strength is 4mA (default) 1 – Driver strength is 8mA</p> <p>SDIO_DS: Driver strength of SDIO pad. 0 – Driver strength is 4mA (default) 1 – Driver strength is 8mA</p> <p>SDIO_PE: Pull up control of SDIO pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>SDO_PE: Pull up control of SDO pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>SCLK_PE: Pull up control of SCLK pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>SEN_PE: Pull up control of SEN pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>SPIMODE: SPI communication mode. 0 – 3 wire mode 1 – 4 wire mode (default)</p> <p>Default: 00001110 10011111</p>

Address (15 bits)	Bits	Description
0x0022		<p>Reserved</p> <p>DIQ2_DS: Driver strength of DIQ2 pad. 0 – Driver strength is 4mA (default) 1 – Driver strength is 8mA</p> <p>DIQ2_PE: Pull up control of DIQ2 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>IQ_SEL_EN_2_PE: Pull up control of IQ_SEL_EN_2 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>TXNRX2_PE: Pull up control of TXNRX2 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>FCLK2_PE: Pull up control of FCLK2 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>MCLK2_PE: Pull up control of MCLK2 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>DIQ1_DS: Driver strength of DIQ1 pad. 0 – Driver strength is 4mA (default) 1 – Driver strength is 8mA</p> <p>DIQ1_PE: Pull up control of DIQ1 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>IQ_SEL_EN_1_PE: Pull up control of IQ_SEL_EN_1 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>TXNRX1_PE: Pull up control of TXNRX1 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>FCLK1_PE: Pull up control of FCLK1 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>MCLK1_PE: Pull up control of MCLK1 pad. 0 – Pull up disengaged 1 – Pull up engaged (default)</p> <p>Default: 00000111 11011111</p>

Address (15 bits)	Bits	Description
0x0023	15	DIQDIRCTR2: DIQ2 direction control mode. 0 – Automatic (default) 1 – Manual, controllable from DIQDIR2
	14	DIQDIR2: DIQ2 direction. 0 – Output 1 – Input (default)
	13	DIQDIRCTR1: DIQ1 direction control mode. 0 – Automatic (default) 1 – Manual, controllable from DIQDIR1
	12	DIQDIR1: DIQ1 direction. 0 – Output 1 – Input (default)
	11	ENABLEDIRCTR2: ENABLE2 direction control mode. 0 – Automatic (default) 1 – Manual, controllable from ENABLEDIR2
	10	ENABLEDIR2: ENABLE2 direction. 0 – Output 1 – Input (default)
	9	ENABLEDIRCTR1: ENABLE1 direction control mode. 0 – Automatic (default) 1 – Manual, controllable from ENABLEDIR1
	8	ENABLEDIR1: ENABLE1 direction. 0 – Output 1 – Input (default)
	7	Reserved
	6	MOD_EN: LimeLight™ interface enable. 0 – Interface disabled 1 – Interface enabled (default)
	5	LML2_FIDM: Frame start ID selection for Port 2, when LML_MODE2 = 0. 0 – Frame start, when 0 (default) 1 – Frame start, when 1
	4	LML2_TXNRXIQ: TXIQ/RXIQ mode selection for Port 2, when LML_MODE2 = 0. 0 – RXIQ mode 1 – TXIQ mode (default)
	3	LML2_MODE: Mode of LimeLight™ Port 2. 0 – TRXIQ mode 1 – JESD207 mode (default)
	2	LML1_FIDM: Frame start ID selection for Port 1, when LML_MODE1 = 0. 0 – Frame start, when 0 (default) 1 – Frame start, when 1
	1	LML1_TXNRXIQ: TXIQ/RXIQ mode selection for Port 1, when LML_MODE1 = 0. 0 – RXIQ mode (default) 1 – TXIQ mode
	0	LML1_MODE: Mode of LimeLight™ Port 1. 0 – TRXIQ mode 1 – JESD207 mode (default)
Default: 01010101 01011001		

Address (15 bits)	Bits	Description
0x0024	15 – 14	LML1_S3S[1:0]: Sample source in position 3, when direction of Port 1 is RF2BB. 11 – Sample in frame position 0 is BQ (default) 10 – Sample in frame position 0 is BI 01 – Sample in frame position 0 is AQ 00 – Sample in frame position 0 is AI
	13 – 12	LML1_S2S[1:0]: Sample source in position 2, when direction of Port 1 is RF2BB. 11 – Sample in frame position 0 is BQ 10 – Sample in frame position 0 is BI (default) 01 – Sample in frame position 0 is AQ 00 – Sample in frame position 0 is AI
	11 – 10	LML1_S1S[1:0]: Sample source in position 1, when direction of Port 1 is RF2BB. 11 – Sample in frame position 0 is BQ 10 – Sample in frame position 0 is BI 01 – Sample in frame position 0 is AQ (default) 00 – Sample in frame position 0 is AI
	9 – 8	LML1_S0S[1:0]: Sample source in position 0, when direction of Port 1 is RF2BB. 11 – Sample in frame position 0 is BQ 10 – Sample in frame position 0 is BI 01 – Sample in frame position 0 is AQ 00 – Sample in frame position 0 is AI (default)
	7 – 6	LML1_BQP[1:0]: BQ sample position in frame, when direction of Port 1 is BB2RF. 11 – BQ sample position is 3 (default) 10 – BQ sample position is 2 01 – BQ sample position is 1 00 – BQ sample position is 0
	5 – 4	LML1_BIP[1:0]: BI sample position in frame, when direction of Port 1 is BB2RF. 11 – BI sample position is 3 10 – BI sample position is 2 (default) 01 – BI sample position is 1 00 – BI sample position is 0
	3 – 2	LML1_AQP[1:0]: AQ sample position in frame, when direction of Port 1 is BB2RF. 11 – AQ sample position is 3 10 – AQ sample position is 2 01 – AQ sample position is 1 (default) 00 – AQ sample position is 0
	1 – 0	LML1_AIP[1:0]: AI sample position in frame, when direction of Port 1 is BB2RF. 11 – AI sample position is 3 10 – AI sample position is 2 01 – AI sample position is 1 00 – AI sample position is 0 (default)
Default: 11100100 11100100		
0x0025	15 – 12	Reserved
	11 – 8	LML1_BB2RF_PST[4:0]: Number of clock cycles to wait after burst stop is detected in JESD207 mode on Port 1 and direction of Port 1 is BB2RF. Unsigned integer. Possible values are 0 – 31, default is 1.
	7 – 5	Reserved
	4 – 0	LML1_BB2RF_PRE[4:0]: Number of clock cycles to wait after burst start is detected in JESD207 mode on Port 1 and direction of Port 1 is BB2RF. Unsigned integer. Possible values are 0 – 31, default is 1.
Default: 00000001 00000001		
0x0026	15 – 12	Reserved
	11 – 8	LML1_RF2BB_PST[4:0]: Number of clock cycles to wait after burst stop is detected in JESD207 mode on Port 1 and direction of Port 1 is RF2BB. Unsigned integer. Possible values are 0 – 31, default is 1.
	7 – 5	Reserved
	4 – 0	LML1_RF2BB_PRE[4:0]: Number of clock cycles to after burst start is detected in JESD207 mode on Port 1 and direction of Port 1 is RF2BB. Unsigned integer. Possible values are 0 – 31, default is 1.
Default: 00000001 00000001		

Address (15 bits)	Bits	Description
0x0027	15 – 14	LML2_S3S[1:0]: Sample source in position 3, when direction of Port 2 is RF2BB. 11 – Sample in frame position 0 is BQ (default) 10 – Sample in frame position 0 is BI 01 – Sample in frame position 0 is AQ 00 – Sample in frame position 0 is AI
	13 – 12	LML2_S2S[1:0]: Sample source in position 2, when direction of Port 2 is RF2BB. 11 – Sample in frame position 0 is BQ 10 – Sample in frame position 0 is BI (default) 01 – Sample in frame position 0 is AQ 00 – Sample in frame position 0 is AI
	11 – 10	LML2_S1S[1:0]: Sample source in position 1, when direction of Port 2 is RF2BB. 11 – Sample in frame position 0 is BQ 10 – Sample in frame position 0 is BI 01 – Sample in frame position 0 is AQ (default) 00 – Sample in frame position 0 is AI
	9 – 8	LML2_S0S[1:0]: Sample source in position 0, when direction of Port 2 is RF2BB. 11 – Sample in frame position 0 is BQ 10 – Sample in frame position 0 is BI 01 – Sample in frame position 0 is AQ 00 – Sample in frame position 0 is AI (default)
	7 – 6	LML2_BQP[1:0]: BQ sample position in frame, when direction of Port 2 is BB2RF. 11 – BQ sample position is 3 (default) 10 – BQ sample position is 2 01 – BQ sample position is 1 00 – BQ sample position is 0
	5 – 4	LML2_BIP[1:0]: BI sample position in frame, when direction of Port 2 is BB2RF. 11 – BI sample position is 3 10 – BI sample position is 2 (default) 01 – BI sample position is 1 00 – BI sample position is 0
	3 – 2	LML2_AQP[1:0]: AQ sample position in frame, when direction of Port 2 is BB2RF. 11 – AQ sample position is 3 10 – AQ sample position is 2 01 – AQ sample position is 1 (default) 00 – AQ sample position is 0
	1 – 0	LML2_AIP[1:0]: AI sample position in frame, when direction of Port 2 is BB2RF. 11 – AI sample position is 3 10 – AI sample position is 2 01 – AI sample position is 1 00 – AI sample position is 0 (default)
Default: 11100100 11100100		
0x0028	15 – 12	Reserved
	11 – 8	LML2_BB2RF_PST[4:0]: Number of clock cycles to wait after burst stop is detected in JESD207 mode on Port 2 and direction of Port 2 is BB2RF. Unsigned integer. Possible values are 0 – 31, default is 1.
	7 – 5	Reserved
	4 – 0	LML2_BB2RF_PRE[4:0]: Number of clock cycles to wait after burst start is detected in JESD207 mode on Port 2 and direction of Port 2 is BB2RF. Unsigned integer. Possible values are 0 – 31, default is 1.
Default: 00000001 00000001		
0x0029	15 – 12	Reserved
	11 – 8	LML2_RF2BB_PST[4:0]: Number of clock cycles to wait after burst stop is detected in JESD207 mode on Port 2 and direction of Port 2 is RF2BB. Unsigned integer. Possible values are 0 – 31, default is 1.
	7 – 5	Reserved
	4 – 0	LML2_RF2BB_PRE[4:0]: Number of clock cycles to wait after burst start is detected in JESD207 mode on Port 2 and direction of Port 2 is RF2BB. Unsigned integer. Possible values are 0 – 31, default is 1.
Default: 00000001 00000001		

Address (15 bits)	Bits	Description
0x002A	15 – 12 11 – 10 9 – 8 7 – 6 4 – 5 3 – 2 1 – 0	<p>Reserved</p> <p>RX_MUX[1:0]: RxFIFO data source selection. 00 – RxTSPCLK (default) 01 – Tx FIFO 10, 11 – LFSR</p> <p>TX_MUX[1:0]: Port selection for data transmit to TSP. 10, 11 – Data source is RxTSP 01 – Data source is Port 2 00 – Data source is Port 1 (default)</p> <p>TXRDCLK_MUX[1:0]: TX FIFO read clock selection. 10, 11 – Clock source is TxTSPCLK (default) 01 – Clock source is FCLK2 00 – Clock source is FCLK1</p> <p>TXWRCLK_MUX[1:0]: TX FIFO write clock selection. 10, 11 – Clock source is RxTSPCLK (use for TSP loop back) 01 – Clock source is FCLK2 00 – Clock source is FCLK1 (default)</p> <p>RXRDCLK_MUX[1:0]: RX FIFO read clock selection. 11 – Clock source is FCLK2 10 – Clock source is FCLK1 01 – Clock source is MCLK2 (default) 00 – Clock source is MCLK1</p> <p>RXWRCLK_MUX[1:0]: RX FIFO write clock selection. 10, 11 – Clock source is RxTSPCLK (default) 01 – Clock source is FCLK2 00 – Clock source is FCLK1</p> <p>Default: 00000000 10000110</p>
0x002B	15 14 13 – 12 11 – 10 9 – 6 5 – 4 3 – 2 1 0	<p>FCLK2_INV: FCLK2 clock inversion. 1 – Inverted 0 – Not inverted (default)</p> <p>FCLK1_INV: FCLK1 clock inversion. 1 – Inverted 0 – Not inverted (default)</p> <p>Reserved Reserved Reserved</p> <p>MCLK2SRC[1:0]: MCLK2 clock source. 11 – RxTSPCLKA 10 – TxTSPCLKA 01 – RxTSPCLKA after divider (default) 00 – TxTSPCLKA after divider</p> <p>MCLK1SRC[1:0]: MCLK1 clock source. 11 – RxTSPCLKA 10 – TxTSPCLKA 01 – RxTSPCLKA after divider 00 – TxTSPCLKA after divider (default)</p> <p>TXDIVEN: TX clock divider enable. 1 – Divider enabled 0 – Divider disabled (default)</p> <p>RXDIVEN: RX clock divider enable. 1 – Divider enabled 0 – Divider disabled (default)</p> <p>Default: 00000000 00010000</p>
0x002C	15 – 8 7 – 0	<p>TXTSPCLKA_DIV[7:0]: TxTSP clock divider, used to produce MCLK(1/2) clocks. Clock division ratio is 2(TXTSPCLKA_DIV + 1). Unsigned integer. Possible values are 0 – 255, default is 255.</p> <p>RXTSPCLKA_DIV[7:0]: RxTSP clock divider, used to produce MCLK(1/2) clocks. Clock division ratio is 2(TXTSPCLKA_DIV + 1). Unsigned integer. Possible values are 0 – 255, default is 255.</p> <p>Default: 11111111 11111111</p>
0x002D	15 – 0	<p>Reserved</p> <p>Default: 11111111 11111111</p>
0x002E	15 14 – 0	<p>MIMO/SISO: MIMO channel B enable control. 1 – Disables MIMO channel B, when SISO_ID (from pad) is 1. 0 – Enables MIMO channel B, when SISO_ID (from pad) is 0.</p> <p>Reserved</p> <p>Default: 00000000 00000000</p>

Address (15 bits)	Bits	Description
0x002F	15 – 7 10 – 6 5 – 0	<p>VER[4:0]: Chip version. Read only. 00111 – Chip version is 7</p> <p>REV[4:0]: Chip revision. Read only. 00001 – Chip revision is 1</p> <p>MASK[5:0]: Chip mask. Read only. 000000 – Chip mask is 0</p> <p>Default: 00111000 01000000 (Read only)</p>

2.3 NCO Configuration Memory

The NCO configuration memory control is listed in this chapter. There are 4 NCOs – two for each transmit and receive MIMO channel.

The carrier frequency f_c generated by NCO could be set using the following formula:

$$f_c = \frac{fcw}{2^{32}} f_{clk}$$

where fcw represents decimal value of the 32-bit frequency control word and f_{clk} is the NCO clock frequency.

The carrier phase offset can also be adjusted using the 16-bit configuration parameter pho . The carrier phase shift is calculated as follows:

$$\varphi = 2\pi \frac{pho}{2^{16}},$$

with pho being the decimal value stored in carrier phase offset register.

Table 3 NCO configuration memory

Address (15 bits)	Bits	Description
TX(A/B): 0x0240 RX(A/B): 0x0440	15 – 9 8 – 5 4 – 1 0	Reserved DTHBIT[3:0]: NCO bits to dither. 0000 – Dithering disabled 0001 – 1 bit dithering (default) ... 1111 – 15 bit dithering SEL[3:0]: Selects PHO or FCW to feed to NCO, according to MODE. Shadow register . 0000 – PHO0 or FCW0 selected (default) 0001 – PHO1 or FCW1 selected ... 1111 – PHO15 or FCW15 selected MODE: Memory table mode. Shadow register . 1 – PHO table (data at addresses 0x4 to 0x13 are PHO) 0 – FCW table (data at addresses 0x2 to 0x20 are FCW) (default) Default: 00000000 00100000
TX(A/B): 0x0241 RX(A/B): 0x0441	15 – 0	PHO[15:0]: NCO Phase offset register, when MODE = 0. Default: 00000000 00000000
TX(A/B): 0x0242 RX(A/B): 0x0442	15 – 0	FCW0[31:16]: NCO frequency control word register 0. MSB part. Default: 00000000 00000000
TX(A/B): 0x0243 RX(A/B): 0x0443	15 – 0	FCW0[15:0]: NCO frequency control word register 0. LSB part. Default: 00000000 00000000
TX(A/B): 0x0244 RX(A/B): 0x0444	15 – 0	FCW1[31:16]: NCO frequency control word register 1, when MODE = 0. MSB part. PHO0[15:0]: NCO Phase offset register 0, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0245 RX(A/B): 0x0445	15 – 0	FCW1[15:0]: NCO frequency control word register 1, when MODE = 0. LSB part. PHO1[15:0]: NCO Phase offset register 1, when MODE = 1. Default: 00000000 00000000

Address (15 bits)	Bits	Description
TX(A/B): 0x0246 RX(A/B): 0x0446	15 – 0	FCW2[31:16]: NCO frequency control word register 2, when MODE = 0. MSB part. PHO2[15:0]: NCO Phase offset register 2, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0247 RX(A/B): 0x0447	15 – 0	FCW2[15:0]: NCO frequency control word register 2, when MODE = 0. LSB part. PHO3[15:0]: NCO Phase offset register 3, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0248 RX(A/B): 0x0448	15 – 0	FCW3[31:16]: NCO frequency control word register 3, when MODE = 0. MSB part. PHO4[15:0]: NCO Phase offset register 4, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0249 RX(A/B): 0x0449	15 – 0	FCW3[15:0]: NCO frequency control word register 3, when MODE = 0. LSB part. PHO5[15:0]: NCO Phase offset register 5, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x024A RX(A/B): 0x044A	15 – 0	FCW4[31:16]: NCO frequency control word register 4, when MODE = 0. MSB part. PHO6[15:0]: NCO Phase offset register 6, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x024B RX(A/B): 0x044B	15 – 0	FCW4[15:0]: NCO frequency control word register 4, when MODE = 0. LSB part. PHO7[15:0]: NCO Phase offset register 7, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x024C RX(A/B): 0x044C	15 – 0	FCW5[31:16]: NCO frequency control word register 5, when MODE = 0. MSB part. PHO8[15:0]: NCO Phase offset register 8, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x024D RX(A/B): 0x044D	15 – 0	FCW5[15:0]: NCO frequency control word register 5, when MODE = 0. LSB part. PHO9[15:0]: NCO Phase offset register 9, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x024E RX(A/B): 0x044E	15 – 0	FCW6[31:16]: NCO frequency control word register 6, when MODE = 0. MSB part. PHO10[15:0]: NCO Phase offset register 10, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x024F RX(A/B): 0x044F	15 – 0	FCW6[15:0]: NCO frequency control word register 6, when MODE = 0. LSB part. PHO11[15:0]: NCO Phase offset register 11, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0250 RX(A/B): 0x0450	15 – 0	FCW7[31:16]: NCO frequency control word register 7, when MODE = 0. MSB part. PHO12[15:0]: NCO Phase offset register 12, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0251 RX(A/B): 0x0451	15 – 0	FCW7[15:0]: NCO frequency control word register 7, when MODE = 0. LSB part. PHO13[15:0]: NCO Phase offset register 13, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0252 RX(A/B): 0x0452	15 – 0	FCW8[31:16]: NCO frequency control word register 8, when MODE = 0. MSB part. PHO14[15:0]: NCO Phase offset register 14, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0253 RX(A/B): 0x0453	15 – 0	FCW8[15:0]: NCO frequency control word register 8, when MODE = 0. LSB part. PHO15[15:0]: NCO Phase offset register 15, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0254 RX(A/B): 0x0454	15 – 0	FCW9[31:16]: NCO frequency control word register 9, when MODE = 0. MSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0255 RX(A/B): 0x0455	15 – 0	FCW9[15:0]: NCO frequency control word register 9, when MODE = 0. LSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0256 RX(A/B): 0x0456	15 – 0	FCW10[31:16]: NCO frequency control word register 10, when MODE = 0. MSB part. Reserved, when MODE = 1. Default: 00000000 00000000

Address (15 bits)	Bits	Description
TX(A/B): 0x0257 RX(A/B): 0x0457	15 – 0	FCW10[15:0]: NCO frequency control word register 10, when MODE = 0. LSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0258 RX(A/B): 0x0458	15 – 0	FCW11[31:16]: NCO frequency control word register 11, when MODE = 0. MSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0259 RX(A/B): 0x0459	15 – 0	FCW11[15:0]: NCO frequency control word register 11, when MODE = 0. LSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x025A RX(A/B): 0x045A	15 – 0	FCW12[31:16]: NCO frequency control word register 12, when MODE = 0. MSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x025B RX(A/B): 0x045B	15 – 0	FCW12[15:0]: NCO frequency control word register 12, when MODE = 0. LSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x025C RX(A/B): 0x045C	15 – 0	FCW13[31:16]: NCO frequency control word register 13, when MODE = 0. MSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x025D RX(A/B): 0x045D	15 – 0	FCW13[15:0]: NCO frequency control word register 13, when MODE = 0. LSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x025E RX(A/B): 0x045E	15 – 0	FCW14[31:16]: NCO frequency control word register 14, when MODE = 0. MSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x025F RX(A/B): 0x045F	15 – 0	FCW14[15:0]: NCO frequency control word register 14, when MODE = 0. LSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0260 RX(A/B): 0x0460	15 – 0	FCW15[31:16]: NCO frequency control word register 15, when MODE = 0. MSB part. Reserved, when MODE = 1. Default: 00000000 00000000
TX(A/B): 0x0261 RX(A/B): 0x0461	15 – 0	FCW15[15:0]: NCO frequency control word register 15, when MODE = 0. LSB part. Reserved, when MODE = 1. Default: 00000000 00000000

2.4 TxTSP(A/B) Configuration Memory

The block diagrams of TxTSPA and TxTSPB modules are exactly the same. The control structure is shown in Figure 22. The tables in this chapter describe the control registers of TxTSPA and TxTSPB modules.

There is one BIST logic per TxTSPA and TxTSPB. The BIST control structure is shown in Figure 25.

Table 4 TxTSP configuration memory

Address (15 bits)	Bits	Description								
0x0200	15 – 10 9 8 – 7 6 5 4 3 2 1 0	<p>Reserved</p> <p>TSGFC: TSG full scale control. 0 – -6dB (default) 1 – Full scale</p> <p>TSGFCW: Set frequency of TSG's NCO. DC TSG NCO frequency =====</p> <table> <tr><td>00</td><td>do not use</td></tr> <tr><td>01</td><td>TSP clk/8 (default)</td></tr> <tr><td>10</td><td>TSP clk/4</td></tr> <tr><td>11</td><td>do not use</td></tr> </table> <p>TSGDCLDQ: Load TSG DC Q register with value from DC_REG[15:0]. 0 – No action (default) 0-to-1 – positive edge loads TSG's DC register Q.</p> <p>TSGDCLDI: Load TSG DC I register with value from DC_REG[15:0]. 0 – No action (default) 0-to-1 – positive edge loads TSG's DC register I.</p> <p>TSGSWAPIQ: Swap signals at test signal generator's output. 0 – Do not swap (default) 1 – Swap I an Q signal sources comming from TSG</p> <p>TSGMODE: Test signal generator mode. 0 – NCO (default) 1 – DC source</p> <p>INSEL: Input source of TxTSP. 0 – LML output (default) 1 – Test signal generator</p> <p>BSTART: Starts TxTSP built in self test. Keep it at 1 one at least three clock cycles. (Register is used in production test only). 0 – (default) 0-to-1 – positive edge activates BIST</p> <p>EN: TxTSP modules enable. 0 – Disabled 1 – Enabled (default)</p> <p>Default: 00000000 10000001</p>	00	do not use	01	TSP clk/8 (default)	10	TSP clk/4	11	do not use
00	do not use									
01	TSP clk/8 (default)									
10	TSP clk/4									
11	do not use									
0x0201	15 – 11 10 – 0	<p>Reserved</p> <p>GCORRQ[10:0]: Gain corrector value, channel Q. Unsigned integer. Possible values are 0 – 2047, default is 2047</p> <p>Default: 00000111 11111111</p>								
0x0202	15 – 11 10 – 0	<p>Reserved</p> <p>GCORRI[10:0]:Gain corrector value, channel I Unsigned integer. Possible values are 0 to 2047, default is 2047</p> <p>Default: 00000111 11111111</p>								

Address (15 bits)	Bits	Description
0x0203	15 14 – 12 11 – 0	Reserved HBI_OVR[2:0]: HBI interpolation ratio. Interpolation ratio is $2^{\text{HBI_OVR}+1}$. 000 – Interpolation ratio is 2 (default) 001 – Interpolation ratio is 4 010 – Interpolation ratio is 8 011 – Interpolation ratio is 16 100 – Interpolation ratio is 32 111 – Bypass IQCORR[11:0]: Phase corrector value ($\tan(\text{Alpha}/2)$). Integer, 2's complement. Possible values are -2048 to 2047, default is 0 Default: 00000000 00000000
0x0204	15 – 8 7 – 0	DCCORRI[7:0]: DC corrector value, channel I. Integer, 2's complement. Possible values are -128 to 127, default is 0 DCCORRQ[7:0]: DC corrector value, channel Q. Integer, 2's complement. Possible values are -128 to 127, default is 0 Default: 00000000 00000000
0x0205	15 – 11 10 – 8 7 – 0	Reserved GFIR1_L[2:0]: Parameter I of GFIR1 (I = roundUp(CoeffN/5)-1). Unsigned integer. Possible values are 0 to 7, default is 0 GFIR1_N[7:0]: Clock division ratio of GFIR1 is GFIR1_N + 1. Unsigned integer. Possible values are 0 to 255, default is 0 Default: 00000000 00000000
0x0206	15 – 11 10 – 8 7 – 0	Reserved GFIR2_L[2:0]: Parameter I of GFIR2 (I = roundUp(CoeffN/5)-1). Unsigned integer. Possible values are 0 to 7, default is 0 GFIR2_N[7:0]: Clock division ratio of GFIR2 is GFIR2_N + 1. Unsigned integer. Possible values are 0 to 255, default is 0 Default: 00000000 00000000
0x0207	15 – 11 10 – 8 7 – 0	Reserved GFIR3_L[2:0]: Parameter I of GFIR3 (I = roundUp(CoeffN/5)-1). Unsigned integer. Possible values are 0 to 7, default is 0 GFIR3_N[7:0]: Clock division ratio of GFIR3 is GFIR3_N + 1. Unsigned integer. Possible values are 0 to 255, default is 0 Default: 00000000 00000000
0x0208	15 – 14 13 12 – 9 8 7 6 5 4 3 2 1 0	CMIX_GAIN: Gain of CMIX output. 00 – CMIX output gain is 0dB (default) 01 – CMIX output gain is +6dB 10, 11 – CMIX output gain is -6dB CMIX_SC: Spectrum control of CMIX. 1 – Downconvert 0 – Upconvert (default) Reserved CMIX_BYP: CMIX bypass. 1 – Bypass 0 – Use (default) ISINC_BYP: ISINC bypass. 1 – Bypass 0 – Use (default) GFIR3_BYP: GFIR3 bypass. 1 – Bypass 0 – Use (default) GFIR2_BYP: GFIR2 bypass. 1 – Bypass 0 – Use (default) GFIR1_BYP: GFIR1 bypass. 1 – Bypass 0 – Use (default) DC_BYP: DC corrector bypass. 1 – Bypass 0 – Use (default) Reserved GC_BYP: Gain corrector bypass. 1 – Bypass 0 – Use (default) PH_BYP: Phase corrector bypass. 1 – Bypass 0 – Use (default) Default: 00000000 00000000

Address (15 bits)	Bits	Description
0x0209	15 – 1 0	BSIGI[14:0]: TxTSP BIST signature, channel I, LSB. (Register is used in production test only) . BSTATE: TxTSP BIST state indicator. (Register is used in production test only) . 0 – BIST is not running 1 – BIST in progress Read only
0x020A	15 – 8 7 – 0	BSIGQ[7:0]: TxTSP BIST signature, channel Q, LSB. (Register is used in production test only) . BSIGI [22:15]: TxTSP BIST signature, channel I, MSB. (Register is used in production test only) . Read only
0x020B	15 14 – 0	Reserved BSIGQ[22:8]: TxTSP BIST signature, channel Q, MSB. (Register is used in production test only) . Read only
0x020C	15 – 0	DC_REG[15:0]: DC data source for test purposes. Possible values: 2^16-1 – 0 (default) Default: 00000000 00000000

2.5 RxTSP(A/B) Configuration Memory

The block diagrams of the RxTSPA and RxTSPB modules are exactly the same. The control structure is shown in Figure 23. The tables in this chapter describe the control registers of RxTSPA and RxTSPB modules.

There is one BIST logic per RxTSPA and RxTSPB. The BIST control structure is shown in Figure 26.

Table 5 RxTSP configuration memory

Address (15 bits)	Bits	Description
0x0400	15	CAPTURE: Captures value, selected by CAPSEL[1:0]. 0 – (default) 0-to-1 – positive edge captures value, selected by CAPSEL[1:0]
	14 – 13	CAPSEL[1:0]: Selects what parameters to capture to memory (addresses 0x0400E and 0x0400F) 00 – RSSI (default) 01 – ADCI and ADCQ 10 – BSIGI and BSTATE 11 – BSIGQ and BSTATE
	12 – 10	Reserved
	9	TSGFC: TSG full scale control. 0 – -6dB (default) 1 – Full scale
	8 – 7	TSGFCW[1:0]: Set frequency of TSG's NCO. DC TSG NCO frequency ===== 00 do not use 01 TSP clk/8 (default) 10 TSP clk/4 11 do not use
	6	TSGDCLDQ: Load TSG DC Q register with value from DC_REG[15:0]. 0 – No action (default) 0-to-1 – positive edge loads TSG's DC register Q.
	5	TSGDCLDI: Load TSG DC I register with value from DC_REG[15:0]. 0 – No action (default) 0-to-1 – positive edge loads TSG's DC register I.
	4	TSGSWAPIQ: Swap signals at test signal generator's output. 0 – Do not swap (default) 1 – Swap I and Q signal sources comming from TSG
	3	TSGMODE: Test signal generator mode. 0 – NCO (default) 1 – DC source
	2	INSEL: Input source of TxTSP: 0 – LML output (default) 1 – Test signal generator
	1	BSTART: Starts delta sigma built in self test. Keep it at 1 one at least three clock cycles. (Register is used in production test only) . 0 – (default) 0-to-1 – positive edge activates BIST
	0	EN: RxTSP modules enable. 0 – Disabled 1 – Enabled (default)
		Default: 00000000 10000001
0x0401	15 – 11 10 – 0	Reserved GCORRQ[10:0]: Gain corrector value, channel Q. Unsigned integer. Possible values are 0 – 2047, default is 2047 Default: 00000111 11111111
0x0402	15 – 11 10 – 0	Reserved GCORRI[10:0]: Gain corrector value, channel I Unsigned integer. Possible values are 0 to 2047, default is 2047 Default: 00000111 11111111

Address (15 bits)	Bits	Description
0x0403	15 14 – 12 11 – 0	Reserved HBD_OVR[2:0]: HBD decimation ratio. Decimation ratio is $2^{\text{HBD_OVR}+1}$. 000 – Decimation ratio is 2 (default) 001 – Decimation ratio is 4 010 – Decimation ratio is 8 011 – Decimation ratio is 16 100 – Decimation ratio is 32 111 – Bypass IQCORR[11:0]: Phase corrector value ($\tan(\text{Alpha}/2)$). Integer, 2's complement. Possible values are -2048 to 2047, default is 0 Default: 00000000 00000000
0x0404	15 – 3 2 – 0	Reserved DCCORR_AVG[2:0]: Number of samples to average for Automatic DC corrector. Number of samples to average is $2^{\text{DCCORR_AVG}+12}$. Default: 00000000 00000000
0x0405	15 – 11 10 – 8 7 – 0	Reserved GFIR1_L[2:0]: Parameter l of GFIR1 (l = roundUp(CoeffN/5)-1). Unsigned integer. Possible values are 0 to 7, default is 0 GFIR1_N[7:0]: Clock division ratio of GFIR1 is GFIR1_N + 1. Unsigned integer. Possible values are 0 to 255, default is 0 Default: 00000000 00000000
0x0406	15 – 11 10 – 8 7 – 0	Reserved GFIR2_L[2:0]: Parameter l of GFIR2 (l = roundUp(CoeffN/5)-1). Unsigned integer. Possible values are 0 to 7, default is 0 GFIR2_N[7:0]: Clock division ratio of GFIR2 is GFIR2_N + 1. Unsigned integer. Possible values are 0 to 255, default is 0 Default: 00000000 00000000
0x0407	15 – 11 10 – 8 7 – 0	Reserved GFIR3_L[2:0]: Parameter l of GFIR3 (l = roundUp(CoeffN/5)-1). Unsigned integer. Possible values are 0 to 7, default is 0 GFIR3_N[7:0]: Clock division ratio of GFIR3 is GFIR3_N + 1. Unsigned integer. Possible values are 0 to 255, default is 0 Default: 00000000 00000000
0x0408	15 – 0	AGC_K[15:0]: AGC loop gain, LSB. Default: 00000000 00000000
0x0409	15 – 4 3 – 2 1 – 0	AGC_ADESIRED[11:0]: Desired output signal level. Reserved AGC_K[17:16]: AGC loop gain, MSB. Default: 00000000 00000000
0x040A	15 – 14 13 – 12 11 – 3 2 – 0	Reserved AGC_MODE[1:0]: AGC Mode. 0 – AGC mode 1 – RSSI mode 2, 3 – Bypass Reserved AGC_AVG[2:0]: AGC averaging window size is $2^{(\text{AGC_AVG}+7)}$. Default: 00000000 00000000
0x040B	15 – 0	DC_REG[15:0]: DC data source for test purposes. Possible values: 2^16-1 – 0 (default) Default: 00000000 00000000

Address (15 bits)	Bits	Description																		
0x040C		<p>CMIX_GAIN: Gain of CMIX output. 00 – CMIX output gain is 0dB (default) 01 – CMIX output gain is +6dB 10, 11 – CMIX output gain is -6dB</p> <p>CMIX_SC: Spectrum control of CMIX. 1 – Downconvert 0 – Upconvert (default)</p> <p>Reserved</p> <p>CMIX_BYP: CMIX bypass. 1 – Bypass 0 – Use (default)</p> <p>AGC_BYP: AGC bypass. 1 – Bypass 0 – Use (default)</p> <p>GFIR3_BYP: GFIR3 bypass. 1 – Bypass 0 – Use (default)</p> <p>GFIR2_BYP: GFIR2 bypass. 1 – Bypass 0 – Use (default)</p> <p>GFIR1_BYP: GFIR1 bypass. 1 – Bypass 0 – Use (default)</p> <p>DC_BYP: DC corrector bypass. 1 – Bypass 0 – Use (default)</p> <p>GC_BYP: Gain corrector bypass. 1 – Bypass 0 – Use (default)</p> <p>PH_BYP: Phase corrector bypass. 1 – Bypass 0 – Use (default)</p> <p>Default: 00000000 00000000</p>																		
0x040E and 0x040F	15 – 8 7 – 0	<p>CAPD[31:0]: Data capture register. Stores data, selected by CAPSEL[1:0], on rising edge of CAPTURE. Register layout is as follows:</p> <table style="margin-left: 20px; margin-bottom: 10px;"> <tr> <td>CAPSEL[1:0]</td> <td>0x040E</td> <td>0x040F</td> </tr> <tr> <td>=====</td> <td>=====</td> <td>=====</td> </tr> </table> <table style="margin-left: 20px;"> <tr> <td>00</td> <td>0000000000000000, RSSI[1:0]</td> <td>RSSI[17:2]</td> </tr> <tr> <td>01</td> <td>Reserved</td> <td>Reserved</td> </tr> <tr> <td>10</td> <td>BISTI[14:0], BSTATE *</td> <td>00000000, BISTI[22:15] *</td> </tr> <tr> <td>11</td> <td>BISTQ[14:0], BSTATE *</td> <td>00000000, BISTQ[22:15] *</td> </tr> </table> <p>(* Registers are used in production test only) . Read only</p>	CAPSEL[1:0]	0x040E	0x040F	=====	=====	=====	00	0000000000000000, RSSI[1:0]	RSSI[17:2]	01	Reserved	Reserved	10	BISTI[14:0], BSTATE *	00000000, BISTI[22:15] *	11	BISTQ[14:0], BSTATE *	00000000, BISTQ[22:15] *
CAPSEL[1:0]	0x040E	0x040F																		
=====	=====	=====																		
00	0000000000000000, RSSI[1:0]	RSSI[17:2]																		
01	Reserved	Reserved																		
10	BISTI[14:0], BSTATE *	00000000, BISTI[22:15] *																		
11	BISTQ[14:0], BSTATE *	00000000, BISTQ[22:15] *																		

2.6 RX/TX GFIR1/GFIR2 Coefficient Memory

The general purpose digital FIR filter (GFIR1 and GFIR2) coefficients are stored in the following tables.

Table 6 Memory space used to store TxGFIR1/RxGFIR1 coefficients

Address (15 bits)	Bits	Description
Tx: 0x0280 – 0x0287 Rx: 0x0480 – 0x0487	8 x 16	Tx(Rx)1CMB0[7:0][15:0]: Coefficients memory bank 0 for TxGFIR1/RxGFIR1.
Tx: 0x0288 – 0x028F Rx: 0x0488 – 0x048F	8 x 16	Tx(Rx)1CMB1[7:0][15:0]: Coefficients memory bank 1 for TxGFIR1/RxGFIR1.
Tx: 0x0290 – 0x0297 Rx: 0x0490 – 0x0497	8 x 16	Tx(Rx)1CMB2[7:0][15:0]: Coefficients memory bank 2 for TxGFIR1/RxGFIR1.
Tx: 0x0298 – 0x029F Rx: 0x0498 – 0x049F	8 x 16	Tx(Rx)1CMB3[7:0][15:0]: Coefficients memory bank 3 for TxGFIR1/RxGFIR1.
Tx: 0x02A0 – 0x02A7 Rx: 0x04A0 – 0x04A7	8 x 16	Tx(Rx)1CMB4[7:0][15:0]: Coefficients memory bank 4 for TxGFIR1/RxGFIR1.
Tx: 0x02A8 – 0x02BF Rx: 0x04A8 – 0x04BF	24 x 16	Reserved

Table 7 Memory space used to store TxGFIR2/RxGFIR2 coefficients

Address (15 bits)	Bits	Description
Tx: 0x02C0 – 0x02C7 Rx: 0x04C0 – 0x04C7	8 x 16	Tx(Rx)2CMB0[7:0][15:0]: Coefficients memory bank 0 for TxGFIR2/RxGFIR2.
Tx: 0x02C8 – 0x02CF Rx: 0x04C8 – 0x04CF	8 x 16	Tx(Rx)2CMB1[7:0][15:0]: Coefficients memory bank 1 for TxGFIR2/RxGFIR2.
Tx: 0x02D0 – 0x02D7 Rx: 0x04D0 – 0x04D7	8 x 16	Tx(Rx)2CMB2[7:0][15:0]: Coefficients memory bank 2 for TxGFIR2/RxGFIR2.
Tx: 0x02D8 – 0x02DF Rx: 0x04D8 – 0x04DF	8 x 16	Tx(Rx)2CMB3[7:0][15:0]: Coefficients memory bank 3 for TxGFIR2/RxGFIR2.
Tx: 0x02E0 – 0x02E7 Rx: 0x04E0 – 0x04E7	8 x 16	Tx(Rx)2CMB4[7:0][15:0]: Coefficients memory bank 4 for TxGFIR2/RxGFIR2.
Tx: 0x02E8 – 0x02FF Rx: 0x04E8 – 0x04FF	24 x 16	Reserved

2.7 RX/TX GFIR3 Coefficient Memory

The general purpose digital FIR filter (GFIR3) coefficients are stored in the following table.

Table 8 Memory space used to store TxGFIR3 coefficients

Address (15 bits)	Bits	Description
Tx: 0x0300 – 0x0307 Rx: 0x0500 – 0x0507	8 x 16	Tx(Rx)3CMB0a[7:0][15:0]: Coefficients memory bank 0a for TxGFIR2/RxGFIR3.
Tx: 0x0308 – 0x030F Rx: 0x0508 – 0x050F	8 x 16	Tx(Rx)3CMB1a[7:0][15:0]: Coefficients memory bank 1a for TxGFIR2/RxGFIR3.
Tx: 0x0310 – 0x0317 Rx: 0x0510 – 0x0517	8 x 16	Tx(Rx)3CMB2a[7:0][15:0]: Coefficients memory bank 2a for TxGFIR2/RxGFIR3.
Tx: 0x0318 – 0x031F Rx: 0x0518 – 0x051F	8 x 16	Tx(Rx)3CMB3a[7:0][15:0]: Coefficients memory bank 3a for TxGFIR2/RxGFIR3.
Tx: 0x0320 – 0x0327 Rx: 0x0520 – 0x0527	8 x 16	Tx(Rx)3CMB4a[7:0][15:0]: Coefficients memory bank 4a for TxGFIR2/RxGFIR3.
Tx: 0x0328 – 0x033F Rx: 0x0528 – 0x053F	24 x 16	Reserved
Tx: 0x0340 – 0x0347 Rx: 0x0540 – 0x0547	8 x 16	Tx(Rx)3CMB0b[7:0][15:0]: Coefficients memory bank 0b for TxGFIR2/RxGFIR3.
Tx: 0x0348 – 0x034F Rx: 0x0548 – 0x054F	8 x 16	Tx(Rx)3CMB1b[7:0][15:0]: Coefficients memory bank 1b for TxGFIR2/RxGFIR3.
Tx: 0x0350 – 0x0357 Rx: 0x0550 – 0x0557	8 x 16	Tx(Rx)3CMB2b[7:0][15:0]: Coefficients memory bank 2b for TxGFIR2/RxGFIR3.
Tx: 0x0358 – 0x035F Rx: 0x0558 – 0x055F	8 x 16	Tx(Rx)3CMB3b[7:0][15:0]: Coefficients memory bank 3b for TxGFIR2/RxGFIR3.
Tx: 0x0360 – 0x0367 Rx: 0x0560 – 0x0567	8 x 16	Tx(Rx)3CMB4b[7:0][15:0]: Coefficients memory bank 4b for TxGFIR2/RxGFIR3.
Tx: 0x0368 – 0x037F Rx: 0x0568 – 0x057F	24 x 16	Reserved
Tx: 0x0380 – 0x0387 Rx: 0x0580 – 0x0587	8 x 16	Tx(Rx)3CMB0c[7:0][15:0]: Coefficients memory bank 0c for TxGFIR2/RxGFIR3.
Tx: 0x0388 – 0x038F Rx: 0x0588 – 0x058F	8 x 16	Tx(Rx)3CMB1c[7:0][15:0]: Coefficients memory bank 1c for TxGFIR2/RxGFIR3.
Tx: 0x0390 – 0x0397 Rx: 0x0590 – 0x0597	8 x 16	Tx(Rx)3CMB2c[7:0][15:0]: Coefficients memory bank 2c for TxGFIR2/RxGFIR3.
Tx: 0x0398 – 0x039F Rx: 0x0598 – 0x059F	8 x 16	Tx(Rx)3CMB3c[7:0][15:0]: Coefficients memory bank 3c for TxGFIR2/RxGFIR3.
Tx: 0x03A0 – 0x03A7 Rx: 0x05A0 – 0x05A7	8 x 16	Tx(Rx)3CMB4c[7:0][15:0]: Coefficients memory bank 4c for TxGFIR2/RxGFIR3.
Tx: 0x03A8 – 0x03BF Rx: 0x05A8 – 0x05BF	24 x 16	Reserved

2.8 RFE(1, 2) Configuration Memory

The block diagrams of the RFE1 and RFE2 modules are shown in Figure 5 and Figure 6 respectively. The tables in this chapter describes control registers of RFE1 and RFE2 modules.

Table 9: RFE(1, 2) configuration memory

Address (15 bits)	Bits	Description
0x010C		<p>15 – 12 CDC_I_RFE_(1,2)[3:0]: Trims the duty cycle in I channel. Default = 8;</p> <p>11 – 8 CDC_Q_RFE_(1,2)[3:0]: Trims the duty cycle in Q channel. Default = 8;</p> <p>7 PD_LNA_RFE_(1, 2): Power control signal for LNA_RFE 0 – block active 1 – block powered down (default)</p> <p>6 PD_RLOOPB_1_RFE_(1, 2): Power control signal for RXFE loopback 1 0 – block active 1 – block powered down (default)</p> <p>5 PD_RLOOPB_2_RFE_(1, 2): Power control signal for RXFE loopback 2 0 – block active 1 – block powered down (default)</p> <p>4 PD_MXLOBUF_RFE_(1, 2): Power control signal for RXFE mixer lo buffer 0 – block active 1 – block powered down (default)</p> <p>3 PD_QGEN_RFE_(1, 2): Power control signal for RXFE quadrature LO generator 0 – block active 1 – block powered down (default)</p> <p>2 PD_RSSI_RFE_(1, 2): Power control signal for RXFE RSSI 0 – block active 1 – block powered down (default)</p> <p>1 PD_TIA_RFE_(1, 2): Power control signal for RXFE TIA 0 – block active (default) 1 – block powered down</p> <p>0 EN_G_RFE_(1, 2): Enable control for all the RFE_1 power downs 0 – All RFE_1 modules powered down 1 – All RFE_1 modules controlled by individual power down registers (default)</p> <p>Default: 10001000 11111101</p>

Address (15 bits)	Bits	Description
0x010D	15 – 9 8 – 7 6 5 4 3 2 1 0	<p>Reserved</p> <p>SEL_PATH_RFE_(1, 2): Selects the active path of the RXFE</p> <ul style="list-style-type: none"> 0 – No path active 1 – LNAH path active (default) 2 – LNAL path active 3 – LNAW path active <p>EN_DCOFF_RXFE_RFE_(1, 2): Enables the DCOFFSET block for the RXFE</p> <ul style="list-style-type: none"> 0 – disabled (default) 1 – enabled <p>Reserved</p> <p>EN_INSHSW_LB1_RFE_(1, 2): Enables the input shorting switch at the input of the loopback 1 (in parallel with LNAL mixer). Switch ON resistance < 3ohm</p> <ul style="list-style-type: none"> 0 – switch OFF 1 – switch ON (default) <p>Should be '1' when RXFE loopback1 is NOT active</p> <p>EN_INSHSW_LB2_RFE_(1, 2): Enables the input shorting switch at the input of the loopback 2 (in parallel with LNAW mixer)</p> <p>Switch ON resistance < 3ohm</p> <ul style="list-style-type: none"> 0 – switch OFF 1 – switch ON (default) <p>Should be '1' when RXFE Loopback2 is NOT active</p> <p>EN_INSHSW_L_RFE_(1, 2): Enables the input shorting switch at the input of the LNAL</p> <p>Switch ON resistance < 3ohm</p> <ul style="list-style-type: none"> 0 – switch OFF 1 – switch ON (default) <p>Should be '1' when LNAL is NOT active</p> <p>EN_INSHSW_W_RFE_(1, 2): Enables the input shorting switch at the input of the LNAW. Switch ON resistance < 3ohm</p> <ul style="list-style-type: none"> 0 – switch OFF 1 – switch ON (default) <p>Should be '1' when LNAW is NOT active</p> <p>EN_NEXTRX_RFE_(1, 2): Enables the daisy chain LO buffer going from RXFE1 to RXFE2.</p> <ul style="list-style-type: none"> 0 – SISO (default) 1 – MIMO <p>Default: 00000000 10011110</p>
0x010E	15 – 14 13 – 7 6 – 0	<p>Reserved</p> <p>DCOFFI_RFE_(1, 2)[6:0]: Controls DC offset at the output of the TIA by injecting current to the input of the TIA. (For I side). Default: 64</p> <ul style="list-style-type: none"> DCOFFSETx_RFE[6] – sign. DCOFFSETx_RFE[5:0] – magnitude. When DCOFFSETx_RFE[5:0] = 0, 0 current is injection – no added noise. <p>DCOFFFQ_RFE_(1, 2)[6:0]: Controls DC offset at the output of the TIA by injecting current to the input of the TIA. (For Q side). Default: 64</p> <ul style="list-style-type: none"> DCOFFSETx_RFE[6] – sign. DCOFFSETx_RFE[5:0] – magnitude. When DCOFFSETx_RFE[5:0] = 0, 0 current is injection – no added noise. <p>Default: 00100000 01000000</p>
0x010F	15 14 – 10 9 – 5 4 – 0	<p>Reserved</p> <p>ICT_LOOPB_RFE_(1, 2)[4:0]: Controls the reference current of the RXFE loopback amplifier. Default: 12</p> <ul style="list-style-type: none"> I supply = I supply nominal *(ICT/12). <p>ICT_TIAMAIN_RFE_(1, 2)[4:0]: Controls the reference current of the RXFE TIA first stage. Default: 12</p> <ul style="list-style-type: none"> I supply = I supply nominal *(ICT/12). <p>ICT_TIAOUT_RFE_(1, 2)[4:0]: Controls the reference current of the RXFE TIA 2nd stage. Default: 12</p> <ul style="list-style-type: none"> I supply = I supply nominal *(ICT/12). <p>Default: 00110001 10001100</p>

Address (15 bits)	Bits	Description
0x0110	15 14 – 10 9 – 5 4 – 0	<p>Reserved</p> <p>ICT_LNACMO_RFE_(1, 2)[4:0]: Controls the current generating LNA output common mode voltage. Default: 2</p> <p>ICT_LNA_RFE_(1, 2)[4:0]: Controls the current of the LNA core. Default: 12 Block current = Nominal current * (ICT / 12)</p> <p>ICT_LODC_RFE_(1, 2)[4:0]: Controls the DC of the mixer LO signal at the gate of the mixer switches. Default: 20 $V_{gate}=V_{th}+3.5\text{Kohm} \cdot 20\mu\text{A} \cdot (\text{ICT}/12)$ If V_{gate} is too high, the voltage saturates and further increasing this ICT will not increase V_{gate}. Possible over voltage on mixer gates.</p> <p>Default: 00001001 10010100</p>
0x0111	15 – 10 9 – 5 4 – 0	<p>Reserved</p> <p>CAP_RXMxo_RFE_(1, 2)[4:0]: Control the decoupling cap at the output of the RX Mixer. Default: 4 SE cap = $(\text{CAP}_\text{RXMxo}_\text{RFE} + 1) \cdot 80\text{fF}$</p> <p>CGSIN_LNA_RFE_(1, 2)[4:0]: Controls the cap parallel with the LNA input NMOS CGS to control the Q of the matching circuit and provides trade off between gain/NF and IIP. The higher the frequency, the lower CGSIN_LNA_RFE should be. Also, the higher CGSIN, the lower the Q, The lower the gain, the higher the NF, and the higher the IIP3 0 – for 3500MHz 1 – for 2600MHz 3 – for 1900MHz (default) 6 – for 800MHz</p> <p>Default: 00000000 10000011</p>
0x0112	15 – 12 11 – 0	<p>CCOMP_TIA_RFE_(1, 2)[3:0]: Compensation capacitor for TIA. This is a function of CFB_TIA_RFE. Default: 12.</p> <p>When $G_\text{TIA}_\text{RFE}==1$, $\text{CCOMP}_\text{TIA}_\text{RFE}=\text{int}(\text{CFB}_\text{TIA}_\text{RFE}/100) + 1$, where max value is 15</p> <p>When $G_\text{TIA}_\text{RFE}==3 \parallel G_\text{TIA}_\text{RFE}==2$, $\text{CCOMP}_\text{TIA}_\text{RFE}=\text{int}(\text{CFB}_\text{TIA}_\text{RFE}/100)$, where max value is 15</p> <p>CFB_TIA_RFE_(1, 2)[11:0]: Feedback capacitor for TIA. Controls the 3dB BW of the TIA. Should be set with calibration through digital base band. Default: 230</p> <p>When $G_\text{TIA}_\text{RFE}==1$, $\text{CFB}_\text{TIA}_\text{RFE}=\text{int}(5400/\text{freq} - 15)$, where value range [0:4095]</p> <p>When $G_\text{TIA}_\text{RFE}==3 \parallel G_\text{TIA}_\text{RFE}==2$, $\text{CFB}_\text{TIA}_\text{RFE}=\text{int}(1680/\text{freq} - 10)$, where value range [0:4095]</p> <p>Default: 11000000 11100110</p>

Address (15 bits)	Bits	Description
0x0113	15 – 10 9 – 6 5 – 2 1 – 0	Reserved G_LNA_RFE_(1, 2)[3:0]: Controls the gain of the LNA 15 – Gmax (default) 14 – Gmax-1 13 – Gmax-2 12 – Gmax-3 11 – Gmax-4 10 – Gmax-5 9 – Gmax-6 8 – Gmax-9 7 – Gmax-12 6 – Gmax-15 5 – Gmax-18 4 – Gmax-21 3 – Gmax-24 2 – Gmax-27 1 – Gmax-30 G_RXLOOPB_RFE_(1, 2)[3:0]: Controls RXFE loopback gain 15 – Gmax 14 – Gmax-0.5 13 – Gmax-1 12 – Gmax-1.6 11 – Gmax-2.4 10 – Gmax-3 9 – Gmax-4 8 – Gmax-5 7 – Gmax-6.2 6 – Gmax-7.5 5 – Gmax-9 4 – Gmax-11 3 – Gmax-14 2 – Gmax-17 1 – Gmax-24 0 – Gmax-40 (default) Should be '0' when actual LNAs are working G_TIA_RFE_(1, 2)[1:0]: Controls the Gain of the TIA. 3 – Gmax (default) 2 – Gmax-3 1 – Gmax-12 0 - Not allowed
0x0114	15 – 9 8 – 5 4 – 0	Reserved RCOMP_TIA_RFE_(1, 2)[3:0]: Controls the compensation resistors of the TIA operational amplifier. Default: 4 . RCOMP_TIA_RFE=int(15- CFB_TIA_RFE*2/100), where min value is 0 RFB_TIA_RFE_(1, 2)[4:0]: Sets the feedback resistor to the nominal value. This is set using the rppolywo calibration code from the bias block (BIAS_RPPOLY_calibration). Default: 13

2.9 RBB(1, 2) Configuration Memory

The block diagrams of RBB1 and RBB2 modules are shown in Figure 7 Figure 8 respectively. The tables in this chapter describe the control registers of RBB1 and RBB2 modules.

Table 10: RBB(1, 2) configuration memory

Address (15 bits)	Bits	Description
0x0115		<p>EN_LB_LPFH_RBB_(1, 2): This is the loopback enable signal that is enabled when high band LPFH_RBB is selected for the loopback path that connects the loopb_lpf inputs to the virtual ground of the LPFH_RBB block. 1 – enabled 0 – disabled (default) Note: Only one of EN_LB_LPFH_RBB/EN_LB_LPFL_RBB can be enabled concurrently.</p> <p>EN_LB_LPFL_RBB_(1, 2): This is the loopback enable signal that is enabled when the high-band low pass filter LPFL_RBB is selected for the loopback path that connects the loopb_lpf inputs to the virtual ground of the LPFL_RBB block. 1 – enabled 0 – disabled (default) Note: Only one of EN_LB_LPFH_RBB/EN_LB_LPFL_RBB can be enabled concurrently.</p> <p>Reserved</p> <p>PD_LPFH_RBB_(1, 2): Power down of the LPFH block. 0 – active 1 – powered down (default)</p> <p>PD_LPFL_RBB_(1, 2): Power down of the LPFL block. 0 – active (default) 1 – powered down</p> <p>PD_PGA_RBB_(1, 2): Power down of the PGA block. 0 – active (default) 1 – powered down</p> <p>EN_G_RBB_(1, 2): Enable control for all the RBB_1 power downs 0 – All RBB modules powered down 1 – All RBB modules controlled by individual power down registers (default)</p> <p>Default: 00000000 00001001</p>
0x0116		<p>R_CTL_LPF_RBB_(1, 2)[4:0]: Controls the absolute value of the resistance of the RC time constant of the RBB_LPF blocks (both Low and High). This value is corrected during the calibration process. Default: 16</p> <p>RCC_CTL_LPFH_RBB_(1, 2)[2:0]: Controls the stability passive compensation of the LPFH_RBB operational amplifier. Default: 1 1 – when rxMode is 37MHz, 4 – when rxMode 66MHz, 7 – when rxMode 108MHz</p> <p>C_CTL_LPFH_RBB_(1, 2)[7:0]: Controls the capacitance value of the RC time constant of RBB_LPFH and it varies with the respective rxMode from 20MHz to 108MHz. Its value is equal to $(120 * 50M / \text{rxMode}) * \text{ccor-cfrH}$; where: rxMode is the receiver mode of operation 20MHz up to 108MHz, ccor is determined by calibration and cfrH is valued at 50. This control signal can be determined by lookup tables generated during the calibration phase. Default: 128</p> <p>Default: 10000001 00000000</p>

Address (15 bits)	Bits	Description
0x0117	15 – 14 13 – 11 10 – 0	<p>Reserved</p> <p>RCC_CTL_LPFL_RBB_(1, 2)[2:0]: Controls the stability passive compensation of the LPFL_RBB operational amplifier.</p> <ul style="list-style-type: none"> 0 – when rxMode is 1.4MHz, 1 – when 3MHz 2 – when 5MHz 3 – when 10MHz 4 – when 15MHz 5 – when 20MHz (default) <p>C_CTL_LPFL_RBB_(1, 2)[10:0]: Controls the capacitance value of the RC time constant of RBB_LPFL and it varies with the respective rxMode from 1.4MHz to 20MHz. Its value is equal to $(120 * 18M / \text{rxMode}) * \text{ccor-cfrL}$; where: rxMode is the receiver mode of operation from 1.4MHz up to 20MHz, ccor is determined by calibration and cfrL is valued at 103. This control signal can be determined by lookup tables generated during the calibration phase. Default: 12</p> <p>Default: 00101000 00001100</p>
0x0118	15-13 12 – 10 9 – 5 4 – 0	<p>INPUT_CTL_PGA_RBB_(1, 2)[2:0]: There are a total of four different differential inputs to the PGA. Only one of them is active at a time.</p> <ul style="list-style-type: none"> 0 – when LPFL input is selected (rxMode <= 20MHz); The output of the LPFL_RBB block is selected as input. (default) 1 – when LPFH input is selected (rxMode > 20MHz); The output of the LPFH_RBB is selected as input. 2 – when bypassing the LPF blocks; The input signal to either RBB_LPFH or RBB_LPFL is bypassed and connected directly to the PGA bypass input. 3 – when connecting loopb_tx (the loop back from TBB) to the input of the PGA. 4 – when loopb_pkd (Loop back path from the peak detector) is selected. <p>Reserved</p> <p>ICT_LPF_IN_RBB_(1, 2)[4:0]: Controls the reference bias current of the input stage of the operational amplifier used in RBB_LPF blocks (Low or High). Must increase up to 24 when a strong close blocker is detected to maintain the linearity performance. Default: 12</p> <p>ICT_LPF_OUT_RBB_(1, 2)[4:0]: Controls the reference bias current of the output stage of the operational amplifier used in RBB_LPF blocks (low or High). Must increase up to 24 when a strong close blocker is detected to maintain the linearity performance. Default: 12</p> <p>Default: 00000001 10001100</p>
0x0119	15 14 – 10 9 – 5 4 – 0	<p>OSW_PGA_RBB_(1, 2): There are two instances of the PGA circuit in the design. The output of the RBB_LPF blocks are connected the input of these PGA blocks (common). The output of one of them is connected to two pads pgaoutn and pgaoutp and the output of the other PGA is connected directly to the ADC input.</p> <ul style="list-style-type: none"> 0 – the PGA connected to the ADC is selected; (default) 1 – the PGA connected to the output pads is selected instead. <p>ICT_PGA_OUT_RBB_(1, 2)[4:0]: Controls the output stage reference bias current of the operational amplifier used in the PGA circuit. Must increase up to 12 when a strong close blocker is detected or when operating at the high band frequencies to maintain the linearity performance. Default: 6</p> <p>ICT_PGA_IN_RBB_(1, 2)[4:0]: Controls the input stage reference bias current of the operational amplifier used in the PGA circuit. Must increase up to 12 when a strong close blocker is detected or when operating at the high band frequencies to maintain the linearity performance. Default: 6</p> <p>G_PGA_RBB_(1, 2)[4:0]: This is the gain of the PGA. The gain is adaptively set to maintain signal swing of 0.6Vpkd at the output of the PGA. The value of the gain is: Gain(dB) = -12+G_PGA_RBB. Default: 11</p> <p>Default: 00011000 11001011</p>

Address (15 bits)	Bits	Description
0x011A	15 – 14	Reserved
	13 – 9	RCC_CTL_PGA_RBB_(1, 2)[4:0]: Controls the stability passive compensation of the PGA_RBB operational amplifier. Its value is equal to: $(430f * (0.65^{**}(G_PGA_RBB/10)) - 110.35f) / 20.4516f + 16$ when ICT_PGA is 12. An offline/off chip lookup table can be generated and stored. Default: 23
	8	Reserved
	7 – 0	C_CTL_PGA_RBB_(1, 2)[7:0]: Control the value of the feedback capacitor of the PGA that is used to help against the parasitic cap at the virtual node for stability. 3 – when $0 \leq G_PGA_RBB < 8$ 2 – when $8 \leq G_PGA_RBB < 13$ (default) 1 – when $13 \leq G_PGA_RBB < 21$ 0 – when $21 \leq G_PGA_RBB$ Default: 00101110 00000010
0x011B	15 – 7	Reserved
	6 – 0	RESRV_RBB_(1, 2)[6:0]: Reserved for future use. Default: 0 Default: 00000000 00000000

2.10 TRF(1, 2) Configuration Memory

The block diagrams of TRF1 and TRF2 modules are shown in Figure 9 and Figure 10 respectively. The tables in this chapter describe control registers of TRF1 and TRF2 modules.

Table 11: TRF(1, 2) configuration memory

Address (15 bits)	Bits	Description
0x0100		<p>EN_LOWBWLOMX_TMX_TRF_(1, 2): Controls the high pass pole frequency of the RC biasing the gate of the mixer switches. 0 – High band – bias resistor 3K (default) 1 – Low band – bias resistor 30K</p> <p>EN_NEXTTX_TRF_(1, 2): Enables the daisy change LO buffer going from TRF_1 to TRF2 0 – Buffer disabled (SISO) (default) 1 – Buffer enabled (MIMO)</p> <p>EN_AMPHF_PDET_TRF_(1, 2)[1:0]: Enables the TXPAD power detector preamplifier 3 – Preamp gain 25dB (default) 2 – Do not use 1 – Preamp gain 7dB 0 – Preamp gain -10dB</p> <p>LOADR_PDET_TRF_(1, 2) [1:0]: Controls the resistive load of the Power detector 0 – R_DIFF 5K 2.5K 1.25K 1 – R_DIFF 5K 1.25K (default) 2 – R_DIFF 5K 2.5K 3 – R_DIGG 5K</p> <p>Reserved</p> <p>PD_PDET_TRF_(1, 2): Power down signal for Power Detector 0 – Enabled 1 – Powered down (default)</p> <p>PD_TLOBUF_TRF_(1, 2): Power down signal for TX LO buffer 0 – Enabled (default) 1 – Powered down</p> <p>PD_TXPAD_TRF_(1, 2): Power down signal for TXPAD 0 – Enabled (default) 1 – Powered down</p> <p>EN_G_TRF_(1, 2): Enable control for all the TRF_1 power downs 0 – All TRF_1 modules powered down 1 – All TRF_1 modules controlled by individual power down registers (default)</p> <p>Default: 00110100 00001001</p>
0x0101		<p>F_TXPAD_TRF_(1, 2)[2:0]: controls the switched capacitor at the TXPAD output. Is used for fine tuning of the TXPAD output. Default: 3</p> <p>L_LOOPB_TXPAD_TRF_(1, 2)[1:0]: Controls the loss of the of the loopback path at the TX side 0 – Loss=0dB 1 – Loss=-1.4dB 2 – Loss=-3.3dB 3 – Loss=-4.3dB (default)</p> <p>LOSS_LIN_TXPAD_TRF_(1, 2)[4:0]: Controls the gain of the linearizing part of the TXPAD Default: 0 $0 \leq \text{Loss} \leq 10 - \text{Pout} = \text{Pout_max} - \text{Loss}$ $11 \leq \text{Loss} < 31 - \text{Pout} = \text{Pout_max} - 10 - 2^*(\text{Loss} - 10)$ Ideally LOSS_LIN = LOSS_MAIN</p> <p>LOSS_MAIN_TXPAD_TRF_(1, 2)[4:0]: Controls the gain & output power of the TXPAD. Default: 0 $0 \leq \text{Loss} \leq 10 - \text{Pout} = \text{Pout_max} - \text{Loss}$ $11 \leq \text{Loss} < 31 - \text{Pout} = \text{Pout_max} - 10 - 2^*(\text{Loss} - 10)$</p> <p>EN_LOOPB_TXPAD_TRF_(1, 2): Enables the TXPAD loopback path 0 – Loopback disabled (default) 1 – Loopback enabled</p> <p>Default: 01111000 00000000</p>

Address (15 bits)	Bits	Description
0x0102		<p>GCAS_GNDREF_TXPAD_TRF_(1, 2): Controls if the TXPAD cascode transistor gate bias is referred to VDD or GND. 0 – VDD referred (default) 1 – GNDS referred</p> <p>ICT_LIN_TXPAD_TRF_(1, 2)[4:0]: Control the bias current of the linearization section of the TXPAD. Default: 12 $I_{bias}=I_{bias_nominal} * ICT/12$</p> <p>ICT_MAIN_TXPAD_TRF_(1, 2)[4:0]: Control the bias current of the main gm section of the TXPAD. Default: 12 $I_{bias}=I_{bias_nominal} * ICT/12$</p> <p>VGCAS_TXPAD_TRF_(1, 2)[4:0]: Controls the bias voltage at the gate of TXPAD cascade. Default: 0 $v_{cas}=(VGCAS_TXOAD/12)*100u*10K, \text{ when } GCAS_GNDREF=1$ $v_{cas}=VDD18-(VGCAS_TXOAD/12)*100u*7.5K, \text{ when } GCAS_GNDREF=0$</p> <p>Default: 00110001 10000000</p>
0x0103		<p>Reserved</p> <p>SEL_BAND1_TRF_(1, 2): Enable signal for TXFE, band 1 0 – Disabled 1 – Enabled (default)</p> <p>SEL_BAND2_TRF_(1, 2): Enable signal for TXFE, band 2 0 – Disabled (default) 1 – Enabled</p> <p>LOBIASN_TXM_TRF_(1, 2)[4:0]: Controls the bias at the gate of the mixer NMOS switch. Default: 16 $V_{gate_bias}=V_{th_nmos}+25K*LOBIASN/12*20u$</p> <p>LOBIASP_TXX_TRF_(1, 2)[4:0]: Controls the bias at the gate of the mixer PMOS switch. Default: 18 $V_{gate_bias}=V_{th_pmos}-25K*LOBIASP/12*20u$</p> <p>Default: 00001010 00010010</p>
0x0104		<p>Reserved</p> <p>CDC_I_TRF_(1,2)[3:0]: Trims the duty cycle in I channel. Default = 8; CDC_Q_TRF_(1,2)[3:0]: Trims the duty cycle in Q channel. Default = 8;</p> <p>Default: 00000000 10001000</p>

2.11 TBB(1, 2) Configuration Memory

The block diagrams of TBB1 and TBB2 modules are shown in Figure 11 and Figure 12 respectively. The tables in this chapter describe the control registers of TBB1 and TBB2 modules.

Table 12: TBB(1, 2) configuration memory

Address (15 bits)	Bits	Description
0x0105		<p>STATPULSE_TBB_(1, 2): This is a narrow start-up pulse of more than 1us width. Default: 0</p> <p>LOOPB_TBB_(1, 2)[2:0]: This controls which signal is connected to the loopback output pins loopb as follows:</p> <p>Bits [1:0]:</p> <ul style="list-style-type: none"> 0 – output is disconnected (high impedance) loop back is disabled. (default) 1 – DAC current output is routed to the loopb pins. 2 – low band ladder output is routed to the output. 3 – main TBB output is routed to the loopb outputs. <p>Bit [2] (swaps the I Q channels):</p> <ul style="list-style-type: none"> 0 TBB output I goes to loopb_2 path and Q goes to loopb_1 path. (default) 1 – TBB output I goes to loopb_1 path and Q goes to loopb_2 path. <p>Note: when both the lowpass ladder and real pole are powered down, the output of the active highband biquad is routed to the loopb outputs on setting 3.</p> <p>Reserved</p> <p>PD_LPFH_TBB_(1, 2): This selectively powers down the LPFH_TBB biquad. Please note, the LPFH_TBB is powered down if any of the following is true:</p> <ul style="list-style-type: none"> PD_LPFLAB_TBB=0 & PD_LPFS5_TBB=0, or, PD_TBB = 1, or PD_LPFH_TBB = 1. <ul style="list-style-type: none"> 0 – Active (default) 1 – powered down <p>PD_LPFIAMP_TBB_(1, 2): This selectively powers down the LPFIAMP_TBB front-end current amp of the transmitter base band. Please note, the LPFIAMP_TBB is powered down if any of the following is true:</p> <ul style="list-style-type: none"> PD_TBB = 1, or PD_LPFIAMP_TBB = 1 <ul style="list-style-type: none"> 0 – Active (default) 1 – powered down <p>PD_LPFLAD_TBB_(1, 2): This selectively powers down the LPFLAD_TBB low pass ladder filter of the transmitter base band. Please note, the ladder is powered down if any of the following is true:</p> <ul style="list-style-type: none"> PD_TBB = 1, or PD_LPFLAD_TBB = 1 <ul style="list-style-type: none"> 0 – Active 1 – powered down (default) <p>PD_LPFS5_TBB_(1, 2): This selectively powers down the LPFS5_TBB low pass real-pole filter of the transmitter base band. Please note, the real-pole stage is powered down if any of the following is true:</p> <ul style="list-style-type: none"> PD_TBB = 1, or PD_LPFS5_TBB = 1 <ul style="list-style-type: none"> 0 – Active 1 – powered down (default) <p>EN_G_TBB_(1, 2): Enable control for all the TBB_TOP power downs</p> <ul style="list-style-type: none"> 0 – All TBB_TOP modules powered down 1 – All TBB_TOP modules may be selectively turned off (default) <p>Default: 00000000 00000111</p>

Address (15 bits)	Bits	Description
0x0106	15 14 – 10 9 – 5 4 – 0	Reserved ICT_LPFS5_F_TBB_(1, 2)[4:0]: This controls the operational amplifier's output stage bias current of the low band real pole filter of the transmitter's base band. Default: 12 ICT_LPFS5_PT_TBB_(1, 2)[4:0]: This controls the operational amplifier's input stage bias current of the low band real pole filter of the transmitter's base band. Default: 12 ICT_LPF_H_PT_TBB_(1, 2)[4:0]: This controls the operational amplifiers input stage bias reference current of the high band low pass filter of the transmitter's base band (LPFH_TBB). Default: 12 Default: 00110001 10001100
0x0107	15 14 – 10 9 – 5 4 – 0	Reserved ICT_LPFH_F_TBB_(1, 2)[4:0]: This controls the operational amplifiers output stage bias reference current of the high band low pass filter of the transmitter's base band (LPFH_TBB). Default: 12 ICT_LPFLAD_F_TBB_(1, 2)[4:0]: This controls the operational amplifiers' output stages bias reference current of the low band ladder filter of the transmitter's base band. Default: 12 ICT_LPFLAD_PT_TBB_(1, 2)[4:0]: This controls the operational amplifiers' input stages bias reference current of the low band ladder filter of the transmitter's base band. Default: 12 Default: 00110001 10001100
0x0108	15 – 10 9 – 5 4 – 0	CG_IAMP_TBB_(1, 2)[5:0]: This controls the front-end gain of the TBB. For a given gain value, this control value varies with the set TX mode. After resistance calibration, the following table gives the nominal values for each frequency setting. However, this table is to be updated and corrected after calibration. Default: 37 Low Band: 5 – when 2.4MHz 7 – when 2.74MHz 12 – when 5.5MHz 18 – when 8.2MHz 24 – when 11MHz High Band: 18 – when 18.5MHz 37 – when 38MHz 54 – when 54MHz ICT_IAMP_FRP_TBB_(1, 2)[4:0]: This controls the reference bias current of the IAMP main bias current sources. Default: 12 ICT_IAMP_GG_FRP_TBB_(1, 2)[4:0]: This controls the reference bias current of the IAMP's cascode transistors gate voltages that set the IAMP's input voltage level. The IAMP's input is connected to the DAC output. Default: 12 Default: 10010101 10001100

Address (15 bits)	Bits	Description
0x0109	15 – 8	<p>RCAL_LPFH_TBB_(1, 2)[7:0]: This controls the value of the equivalent resistance of the resistor banks of the biquad filter stage (of the high band section) of the transmitter base band(TBB). Default: 97</p> <p>Following is a nominal values table that are corrected for any process variation after calibration:</p> $\text{RCAL_LPFH_TBB} = (\text{freq}^*(\text{p1}^4) + \text{freq}^*(\text{p2}^3) + \text{freq}^*(\text{p3}^2) + \text{freq}^*\text{p4} + \text{p5})$ <p style="margin-left: 40px;">$\text{p1} = 0.0000333034114485972$ $\text{p2} = -0.0080778576816957$ $\text{p3} = 0.72895342714744$ $\text{p4} = -26.4296932582109$ $\text{p5} = 334.071236306913$</p>
	7 – 0	<p>RCAL_LPFLAD_TBB_(1, 2)[7:0]: This controls the value of the equivalent resistance of the resistor banks of the low pass filter ladder (of the low band section) of the transmitter base band (TBB). Default: 193</p> <p>Following is a nominal values table that are corrected for any process variations after calibration.</p> $\text{RCAL_LPFLAD_TBB} = (\text{freq}^*(\text{p1}^4) + \text{freq}^*(\text{p2}^3) + \text{freq}^*(\text{p3}^2) + \text{freq}^*\text{p4} + \text{p5})$ <p style="margin-left: 40px;">$\text{p1} = 1.29858903647958E-16$ $\text{p2} = -0.000110746929967704$ $\text{p3} = 0.00277593485991029$ $\text{p4} = 21.0384293169607$ $\text{p5} = -48.4092606238297$</p> <p>Default: 01100001 11000001</p>
0x010A	15 – 14	<p>TSTIN_TBB_(1, 2)[1:0]: This control selects where the input test signal (vinp/n_aux_bbq/i) is routed to as well as disabling the route.</p> <ul style="list-style-type: none"> 0 – Disabled. Test signal is not routed anywhere. (default) 1 – Test signal is routed to the input of the Highband Filter. 2 – Test signal is routed to the input of the LowBand Filter. 3 – Test signal is routed to the input of the current amplifier.
	13	<p>BYPLADDER_TBB_(1, 2): This signal bypasses the LPF ladder of TBB and directly connects the output of current amplifier to the null port of the real pole stage of TBB low pass filter.</p> <ul style="list-style-type: none"> 1 – bypass is active 0 – bypass is inactive (default)
	12 – 8	<p>CCAL_LPFLAD_TBB_(1, 2)[4:0]: A common control signal for all the capacitor banks of TBB filters (including the ladder, real pole, and the high band biquad). It is the calibrated value of the banks control that sets the value of the banks' equivalent capacitor to their respective nominal values. Default: 16</p>
	7 – 0	<p>RCAL_LPFS5_TBB_(1, 2)[7:0]: This controls the value of the equivalent resistance of the resistor banks of the real pole filter stage (of the low band section) of the transmitter base band (TBB). Following is a nominal values table that are corrected for any process variation after calibration. Default: 76.</p> $\text{RCAL_LPFS5_TBB} = (\text{freq}^*(\text{p1}^4) + \text{freq}^*(\text{p2}^3) + \text{freq}^*(\text{p3}^2) + \text{freq}^*\text{p4} + \text{p5})$ <p style="margin-left: 40px;">$\text{p1} = 1.93821841029921E-15$ $\text{p2} = -0.0429694461214244$ $\text{p3} = 0.253501254059498$ $\text{p4} = 88.9545445989649$ $\text{p5} = -48.0847491316861$</p> <p>Default: 00010000 01001100</p>
0x010B	15 – 6	Reserved
	5 – 0	<p>RESRV_TBB_(1, 2)[5:0]: Reserved for future use. Default: 0</p> <p>Default: 00000000 00000000</p>

2.12 AFE Configuration Memory

The block diagram of the AFE module is shown in Figure 13. The tables in this chapter describe the control registers of the AFE module.

Table 13: AFE configuration memory

Address (15 bits)	Bits	Description
0x0082		<p>ISEL_DAC_AFE[2:0]: Controls the peak current of the DAC output current. Default: 4 $I_{out_peak} = 325\mu A + ISEL_DAC_AFE \cdot 75\mu A$ Nominal = $625\mu A$</p> <p>MODE_INTERLEAVE_AFE: time interleaves the two ADCs into one ADC 0 – Two ADCs (default) 1 – Interleaved</p> <p>MUX_AFE_1<1:0>: Controls the MUX at the input of the ADC channel 1 0 – MUX off, only PGA output is connected to ADC input (default) 1 – pdet_1 is connected to ADC channel 1. PGA should be powered down 2 – BIAS_TOP test outputs will be connected to ADC channel 1 input (Please see MUX_BIAS_OUT<1:0>) 3 – RSSI 1 output will be connected to ADC 1 input</p> <p>MUX_AFE_2<1:0>: Controls the MUX at the input of the ADC channel 2 0 – MUX off, only PGA output is connected to ADC input (default) 1 – pdet_2 is connected to ADC channel 2. PGA should be powered down 2 – RSSI 1 output will be connected to ADC 2 input 3 – RSSI 2 output will be connected to ADC 2 input</p> <p>Reserved</p> <p>PD_AFE: Power down control for the AFE current mirror in BIAS_TOP 0 – Active (default) 1 – powered down</p> <p>PD_RX_AFE1: Power down control for the ADC of channel 1 0 – Active (default) 1 – powered down</p> <p>PD_RX_AFE2: Power down control for the ADC of channel 2 0 – Active 1 – powered down (default)</p> <p>PD_TX_AFE1: Power down control for the DAC of channel 1 0 – Active (default) 1 – powered down</p> <p>PD_TX_AFE2: Power down control for the DAC of channel 2 0 – Active 1 – powered down (default)</p> <p>EN_G_AFE: Enable control for all the AFE power downs 0 – All AFE modules powered down 1 – All AFE modules controlled by individual power down registers (default)</p> <p>Default: 10000000 00001011</p>

2.13 BIAS Configuration Memory

The block diagram of the BIAS module is shown in Figure 14. The tables in this chapter describe the control registers of the BIAS module.

Table 14: BIAS configuration memory

Address (15 bits)	Bits	Description
0x0083	15 – 11	Reserved
	10 – 0	RESRV_BIAS[10:0]: Reserve. Default: 0 Default: 00000000 00000000
0x0084	15 – 13	Reserved
	12 – 11	MUX_BIAS_OUT[1:0]: Test mode of the BIAS_TOP 0 – NO test mode (default) 1 – vr_ext_bak and vr_cal_ref=600mV is passed to the ADC input MUX. Vr_ext_bak is the voltage read on the off-chip 10Kohm reference resistor. Ip60f is connected to r_ext=10kOhm and RP_CALIB_BIAS is changed until vr_ext becomes 600mV. 2 – Vptat_600mV and vr_cal_ref=600mV is passed to the ADC input MUX. The ratio between the two will be proportional to absolute temp. 3 – No test mode
	10 – 6	RP_CALIB_BIAS[4:0]: Calibration code for rppolywo. This code is set by the calibration algorithm: BIAS_RPPOLY_calibration Default: 16
	5	Reserved
	4	PD_FRP_BIAS: Power down signal for Fix/RP block 0 – Enabled (default) 1 – Powered down
	3	PD_F_BIAS: Power down signal for Fix 0 – Enabled (default) 1 – Powered down
	2	PD_PTRP_BIAS: Power down signal for PTAT/RP block 0 – Enabled (default) 1 – Powered down
	1	PD_PT_BIAS: Power down signal for PTAT block 0 – Enabled (default) 1 – Powered down
	0	PD_BIAS_MASTER: Enable signal for central bias block 0 – Sub blocks may be selectively powered down (default) 1 – Powers down all BIAS blocks
		Default: 00000100 00000000

2.14 SXR, SXT Configuration Memory

The block diagrams of the SXR and SXT modules are shown in Figure 15 and Figure 16 respectively. The tables in this chapter describe the control registers of SXR and SXT modules.

Table 15: SXT (SXR) configuration memory

Address (15 bits)	Bits	Description
0x011C	15	RESET_N_(SXR, SXT): Resets SX. A pulse should be used in the start-up to reset 0 – Reset 1 – Normal operation (default)
	14	SPDUP_VCO_(SXR, SXT): Bypasses the noise filter resistor for fast settling time. It should be connected to a 1uS pulse 0 – speed up disabled (noise filter resistor active) (default) 1 – speed up enabled (noise filter resistor shorted)
	13	BYPLDO_VCO_(SXR, SXT): Controls the bypass signal for the SX LDO 0 – LDO active 1 – LDO bypassed (input/output of the SX LDO shorted) (default)
	12	EN_COARSEPLL_(SXR, SXT): Enable signal for coarse tuning block 0 – Coarse tuning disabled (default) 1 – Coarse tuning enabled
	11	CURLIM_VCO_(SXR, SXT): Enables the output current limitation in the VCO regulator 0 – Current limit disabled 1 – Current limit enabled (default)
	10	EN_DIV2_DIVPROG_(SXR, SXT): Enables additional DIV2 prescaler at the input of the Programmable divider. The core of programmable divider in the SX feedback divider works up to 5.5GHz. For FVCO>5.5GHz, the prescaler is needed to lower the input frequency to DIVPROG_SX. Shadow register . 0 – DIVPROG input = Fvco [Fvco=Fref*((INT_SDM_SX+4)+FRAC_SDM) 1 – DIVPROG input = Fvco/2 [Fvco=2*Fref*((INT_SDM_SX+4)+FRAC_SDM) (default)
	9	EN_INTONLY_SDM_(SXR, SXT): Enables INTEGER-N mode of the SX 0 – Frac-N mode (default) 1 – INT-N mode
	8	EN_SDM_CLK_(SXR, SXT): Enables/Disables SDM clock. In INT-N mode or for noise testing, SDM clock can be disabled 0 – SDM clock disabled 1 – SDM clock enabled (default)
	7	PD_FBDIV_(SXR, SXT): Power down the feedback divider block. 0 – block active (default) 1 – block powered down
	6	PD_LOCH_T2RBUF: Power down for LO buffer from SXT to SXR. To be active only in the TDD mode. In TX part only . 0 – block active 1 – block powered down (default)
	5	PD_CP_(SXR, SXT): Power down for Charge Pump 0 – block active (default) 1 – block powered down
	4	PD_FDIV_(SXR, SXT): Power down for forward frequency divider and divider chain of the LO chain. 0 – blocks active (default) 1 – blocks powered down
	3	PD_SDM_(SXR, SXT): Power down for SDM 0 – block active (default) 1 – block powered down
	2	PD_VCO_COMP_(SXR, SXT): Power down for VCO comparator 0 – block active (default) 1 – block powered down
	1	PD_VCO_(SXR, SXT): Power down for VCO 0 – block active 1 – block powered down (default)
	0	EN_G_(SXR, SXT): Enable control for all the SX power downs 0 – All SXT modules powered down 1 – All SXT modules controlled by individual power down registers (default)
Default: 10101101 01000011		

Address (15 bits)	Bits	Description
0x011D	15 – 0	<p>FRAC_SDM_(SXR, SXT)[15:0]: Fractional control of the division ratio LSB. Default: 1024 $=2^{20}[\text{Fvco}/(\text{Fref} * 2^{\text{EN_DIV2_DIVPROG_}(SXR, SXT)}) - \text{int}(\text{Fvco}/(\text{Fref} * 2^{\text{EN_DIV2_DIVPROG_}(SXR, SXT)}))]$</p> <p>Default: 00000100 00000000</p>
0x011E	15 - 14	Reserved
	13 – 4	<p>INT_SDM_(SXR, SXT)[9:0]: Controls Integer section of the division ratio $\text{INT_SDM_}(SXR, SXT) = \text{int}(\text{Fvco}/2^{\text{EN_DIV2_DIVPROG_SX}}/\text{Fref}) - 4$</p> <p>Default: 120</p>
	3 – 0	<p>FRAC_SDM_(SXR, SXT)[19:16]: Fractional control of the division ratio MSB.</p> <p>Default: 00000111 10000000</p>
0x011F	15	Reserved
	14 – 12	<p>PW_DIV2_LOCH_(SXR, SXT)[2:0]: trims the duty cycle of DIV2 LOCH. Only works when forward divider is dividing by at least 2 (excluding quadrature block division). If in bypass mode, this does not work. Default: 3</p>
	11 – 9	<p>PW_DIV4_LOCH_(SXR, SXT)[2:0]: trims the duty cycle of DIV4 LOCH. Only works when forward divider is dividing by at least 4 (excluding quadrature block division). If in bypass mode, this does not work. Default: 3</p>
	8 – 6	<p>DIV_LOCH_(SXR, SXT)[2:0]: Controls the division ratio in the LOCH_DIV. There is additional DIV/2 in the quadrature generator → $\text{Flo} = \text{Fvco} / \text{divRatio_LOCH} / 2$ $\text{divRatio_LOCH} = 2^{\text{DIV_LOCH_SX}}$ Note: Value 111 not allowed. Shadow register. Default: 1</p>
	5 – 3	<p>TST_SX_(SXR, SXT)[2:0]: Controls the test mode of PLLs. TST signal lines are shared between all PLLs (CGEN, RX and TX). Only one TST signal of any PLL should be active at a given time.</p> <p>0 – TST disabled; RSSI analog outputs enabled if RSSI blocks active and when all PLL test signals are off (default) 1 – $\text{tstdo}[0]=\text{VCO}/20$ clock*; $\text{tstdo}[1]=\text{VCO}/40$ clock*; $\text{tstao} = \text{High impedance}$; 2 – $\text{tstdo}[0]=\text{SDM}$ clock; $\text{tstdo}[1]=$ feedback divider output; $\text{tstao} = \text{VCO tune through a } 60\text{kOhm resistor}$; 3 – $\text{tstdo}[0]=\text{Reference clock}$; $\text{tstdo}[1]=$ feedback divider output; $\text{tstao} = \text{VCO tune through a } 10\text{kOhm resistor}$; 4 – $\text{tstdo}[0]=$ High impedance; $\text{tstdo}[1]=$ High impedance; $\text{tstao} = \text{High impedance}$; 5 – $\text{tstdo}[0]=\text{Charge pump Down signal}$; $\text{tstdo}[1]=\text{Charge pump Up signal}$; $\text{tstao} = \text{High impedance}$; 6 – $\text{tstdo}[0]=$ High impedance; $\text{tstdo}[1]=$ High impedance; $\text{tstao} = \text{VCO tune through a } 60\text{kOhm resistor}$; 7 – $\text{tstdo}[0]=$ High impedance; $\text{tstdo}[1]=$ High impedance; $\text{tstao} = \text{VCO tune through a } 10\text{kOhm resistor}$; if $\text{TST_SX}[2]=1$ --> VCO_TSTBUF active generating VCO_TST_DIV20 and VCO_TST_DIV40 * When $\text{EN_DIV2_DIVPROG_}(SXR, SXT)$ is active, the division ratio must be multiplied by 2 (40/80);</p>
	2	<p>SEL_SDMCLK_(SXR, SXT): Selects between the feedback divider output and Fref for SDM</p> <p>0 – CLK CLK_DIV (default) 1 – CLK CLK_REF</p>
	1	<p>SX_DITHER_EN_(SXR, SXT): Enabled dithering in SDM</p> <p>0 – Disabled (default) 1 – Enabled</p>
	0	<p>REV_SDMCLK_(SXR, SXT): Reverses the SDM clock</p> <p>0 – direct (default) 1 – reversed (after INV)</p>
		Default: 00110110 01000000

Address (15 bits)	Bits	Description
0x0120	15 – 8 7 – 0	VDIV_VCO_(SXR, SXT)[7:0]: Controls VCO LDO output voltage. Default: 185 Vout(VCO_LDO)=VDD18_VCO* [(29.1/(29.1 + 233/(VDIV_VCO_SX+2)))] 185 --> Vout(VCO_LDO)=1.55V (VDD18_VCO=1.72) ICT_VCO_(SXR, SXT)[7:0]: Scales the VCO bias current from 0 to 2.5xInom Default: 128 Default: 10111001 10000000
0x0121	15 – 11 10 – 3 2 – 1 0	RSEL_LDO_VCO_(SXR, SXT)[4:0]: Set the reference voltage that supplies bias voltage of switch-cap array and varactor. Default: 16 Vref=60uA * 180kOhm / RSEL_LDO_VCO CSW_VCO_(SXR, SXT)[7:0]: coarse control of VCO frequency, 0 for lowest frequency and 255 for highest. This control is set by SX_SWC_calibration. Shadow register. Default: 128 SEL_VCO_(SXR, SXT)[1:0]: Selects the active VCO. It is set by SX_SWC_calibration. Shadow register. 0 – VCOL 1 – VCOM 2 – VCOH (default) 3 – Not Valid COARSE_START_(SXR, SXT): Control signal for coarse tuning algorithm (SX_SWC_calibration). Default: 0 Default: 10000100 00000100
0x0122	15 – 13 12 11 – 6 5 – 0	Reserved REVPH_PFD_(SXR, SXT): Reverse the pulses of PFD. It can be used to reverse the polarity of the PLL loop (positive feedback to negative feedback). Default: 0 IOFFSET_CP_(SXR, SXT)[5:0]: Scales the offset current of the charge pump, 0-->63. This current is used in Fran-N mode to create an offset in the CP response and avoid the non-linear section. Default: 20 ioffset=0.243uA * IOFFSET_CP_SX ioffset/ipsele=4/(INT_SDM_SX+4) [First estimation] IPULSE_CP_(SXR, SXT)[5:0]: Scales the pulse current of the charge pump, 0-->63. Default: 20 ipsele=2.312uA * IPULSE_CP_SX Default: 00000101 00010100
0x0123	15 14 13 12 11 – 8 7 – 4 3 – 0	COARSE_STEPDONE_(SXR, SXT): Read only. COARSEPLL_COMPO_(SXR, SXT): Read only. VCO_CMPHO_(SXR, SXT): Compares Vtune value to a predefined value of 920mV. Read only register. 0 – Vtune voltage level is higher than CMPHO threshold voltage of 920mV 1 – Vtune voltage level is lower than CMPHO threshold voltage of 920mV VCO_CMPL0_(SXR, SXT): Compares Vtune value to a predefined value of 180mV. Read only register. 0 – Vtune voltage level is higher than CMPL0 threshold voltage of 180mV 1 – Vtune voltage level is lower than CMPL0 threshold voltage of 180mV CP2_PLL_(SXR, SXT)[3:0]: Controls the value of CP2 (cap from CP output to GND) in the PLL filter. Default: 6 cp2=CP2_PLL_SX*6*387fF CP3_PLL_(SXR, SXT)[3:0]: Controls the value of CP3 (cap from VCO Vtune input to GND) in the PLL filter. Default: 7 cp3=CP3_PLL_SX*6*980fF CZ_(SXR, SXT)[3:0]: Controls the value of CZ (Zero capacitor) in the PLL filter. Default: 11 cz=CZ_PLL_SX*8*5.88pF Default: 00000110 01111011

Address (15 bits)	Bits	Description
0x0124		<p>RESRV_(SXR, SXT)[4:0]: Reserved. Default: 0 (For SXT only RESRV_SXR[0] connected to the output!)</p> <p>Reserved</p> <p>EN_DIR_(SXR, SXT): Enables direct control of PDs and ENs for SXR/SXT module.</p> <ul style="list-style-type: none"> 0 – direct control disabled (default) 1 – direct control enabled <p>EN_DIR_RBB(1, 2): Enables direct control of PDs and ENs for RBB(1, 2) module.</p> <ul style="list-style-type: none"> 0 – direct control disabled (default) 1 – direct control enabled <p>EN_DIR_RFE(1, 2): Enables direct control of PDs and ENs for RFE(1, 2) module.</p> <ul style="list-style-type: none"> 0 – direct control disabled (default) 1 – direct control enabled <p>EN_DIR_TBB(1, 2): Enables direct control of PDs and ENs for TBB(1, 2) module.</p> <ul style="list-style-type: none"> 0 – direct control disabled (default) 1 – direct control enabled <p>EN_DIR_TRF(1, 2): Enables direct control of PDs and ENs for TRF(1, 2) module.</p> <ul style="list-style-type: none"> 0 – direct control disabled (default) 1 – direct control enabled <p>Default: 00000000 00000000</p>

2.15 CGEN Configuration Memory

The block diagram of the CGEN module is shown in Figure 17. The tables in this chapter describes the control registers of the CGEN module.

Table 16: CGEN configuration memory

Address (15 bits)	Bits	Description
0x0086	15	SPDUP_VCO_CGEN: Bypasses the noise filter resistor for fast settling time. It should be connected to a 1us pulse. 0 – speed up disabled (noise filter resistor active) (default) 1 – speed up enabled (noise filter resistor shorted)
	14	RESET_N_CGEN: Resets SX. A pulse should be used in the start-up to reset. 0 – Reset 1 – Normal operation (default)
	13 – 12	Reserved
	11	EN_ADCCLKH_CLKGN: Selects if F_CLKH or F_CLKL is connected to FCLK_ADC (F_CLKH and F_CLKL are the two internally generated clocks. A MUX will connect one of them to FCLK_ADC and the other to FCLK_DAC.). 0 – FCLK_ADC from F_CLKH / FCLK_DAC from F_CLKL 1 – FCLK_ADC from F_CLKL / FCLK_DAC from F_CLKH (default)
	10	EN_COARSE_CKLGGEN: Enable signal for coarse tuning block. 0 – Coarse tuning disabled (default) 1 – Coarse tuning enabled
	9	EN_INONLY_SDM_CGEN: Enables INTEGER-N mode of the SX. 0 – Frac-N mode (default) 1 – INT-N mode
	8	EN_SDM_CLK_CGEN: Enables/Disables SDM clock. In INT-N mode or for noise testing, SDM clock can be disabled. 0 – SDM clock disabled 1 – SDM clock enabled (default)
	7	Reserved
	6	PD_CP_CGEN: Power down for Charge Pump. 0 – block active (default) 1 – block powered down
	5	PD_FDIV_FB_CGEN: Power down for feedback frequency divider. 0 – block active (default) 1 – block powered down
	4	PD_FDIV_O_CGEN: Power down for forward frequency divider of the CGEN block. 0 – block active (default) 1 – block powered down
	3	PD_SDM_CGEN: Power down for SDM. 0 – block active (default) 1 – block powered down
	2	PD_VCO_CGEN: Power down for VCO. 0 – block active 1 – block powered down (default)
	1	PD_VCO_COMP_CGEN: Power down for VCO comparator. 0 – block active (default) 1 – block powered down
	0	EN_G_CGEN: Enable control for all the CGEN power downs. 0 – All CGEN modules powered down 1 – All CGEN modules controlled by individual power down registers (default) Default: 01001001 00000101
0x0087	15 – 0	FRAC_SDM_CGEN[15:0]: Fractional control of the division ratio LSB. Default: 1024 =2^20*[Fvco/Fref - int(Fvco/Fref)] Default: 00000100 00000000
0x0088	15 - 14 13 - 4 3 - 0	Reserved INT_SDM_CGEN [9:0]: Controls Integer section of the division ratio Default: 120 INT_SDM_SX=int(Fvco/Fref)-1 FRAC_SDM_CGEN [19:16]: Fractional control of the division ratio MSB. Default: 00000111 10000000

Address (15 bits)	Bits	Description
0x0089		<p>REV_SDMCLK_CGEN: Reverses the SDM clock 0 – default (default) 1 – reversed (after INV)</p> <p>SEL_SDMCLK_CGEN: Selects between the feedback divider output and Fref for SDM 0 – CLK_CLK_DIV (default) 1 – CLK_CLK_REF</p> <p>SX_DITHER_EN_CGEN: Enabled dithering in SDM 0 – Disabled (default) 1 – Enabled</p> <p>CLKH_OV_CLKL_CGEN[1:0]: FCLKL here is ADC clock. FCLKH is the clock to the DAC and if no division is added to the ADC as well. Default: 0 $F_{CLKL}=F_{CLKH}/2^{\{CLKH_OV_CLKL\}}$</p> <p>DIV_OUTCH_CGEN[7:0]: Controls the output divider chain of the CGEN. $F_{CLKH}=F_{vco_CGEN}/(2^{(DIV_OUTCH_CGEN+1)})$ Shadow register. Default: 4</p> <p>TST_CGEN[2:0]: Controls the test mode of the SX Controls the test mode of the SX 0 – TST disabled; RSSI analog outputs enabled if RSSI blocks active and when all PLL test signals are off (default) 1 – tstdo[0]=ADC clock; tstdo[1]=DAC clock; tstdo = High impedance; 2 – tstdo[0]=SDM clock; tstdo[1]= feedback divider output; tstdo = VCO tune through a 60kOhm resistor; 3 – tstdo[0]=Reference clock; tstdo[1]= feedback divider output; tstdo = VCO tune through a 10kOhm resistor; 4 – tstdo[0]= High impedance; tstdo[1]= High impedance; tstdo = High impedance; 5 – tstdo[0]=Charge pump Down signal; tstdo[1]=Charge pump Up signal; tstdo = High impedance; 6 – tstdo[0]= High impedance; tstdo[1]= High impedance; tstdo = VCO tune through a 60kOhm resistor; 7 – tstdo[0]= High impedance; tstdo[1]= High impedance; tstdo = VCO tune through a 10kOhm resistor;</p> <p style="text-align: center;">if TST_SX[2]=1 --> VCO_TSTBUF active generating VCO_TST_DIV20 and VCO_TST_DIV40</p> <p>Default: 00000000 00100000</p>
0x008A		<p>Reserved</p> <p>REV_CLKDAC_CGEN: Inverts the clock F_CLKL. 0 – Normal (default) 1 – Inverted</p> <p>REV_CLKADC_CGEN: Inverts the clock F_CLKL. 0 – Normal (default) 1 – Inverted</p> <p>REVPH_PFD_CGEN: Reverse the pulses of PFD. It can be used to reverse the polarity of the PLL loop (positive feedback to negative feedback). Default: 0</p> <p>IOFFSET_CP_CGEN[5:0]: Scales the offset current of the charge pump, 0-->63. This current is used in Fran-N mode to create an offset in the CP response and avoid the non-linear section. Default: 20 $i_{offset}=0.243\mu A * IOFFSET_CP_SX$ $i_{offset}/ipulse=4/(INT_SDM_SX+4)$ [First estimation]</p> <p>IPULSE_CP_CGEN[5:0]: Scales the pulse current of the charge pump, 0-->63. Default: 20 $ipulse=2.312\mu A * IPULSE_CP_SX$</p> <p>Default: 00000101 00010100</p>
0x008B		<p>Reserved</p> <p>ICT_VCO_CGEN[4:0]: Scales the VCO bias current from 0 to 2.5xlnom. Default: 12</p> <p>CSW_VCO_CGEN[7:0]: coarse control of VCO frequency, 0 for lowest frequency and 255 for highest. This control is set by SX_SWC_calibration. Shadow register. Default: 128</p> <p>COARSE_START_CGEN: Control signal for coarse tuning algorithm (SX_SWC_calibration). Default: 0</p> <p>Default: 00011001 00000000</p>

Address (15 bits)	Bits	Description
0x008C		<p>15 COARSE_STEPDONE_CGEN: Read only</p> <p>14 COARSEPLL_COMPO_CGEN: Read only</p> <p>13 VCO_CMPHO_CGEN: Read only</p> <p>12 VCO_CMPLO_CGEN: Read only</p> <p>11 – 8 CP2_CGEN[3:0]: Controls the value of CP2 (cap from CP output to GND) in the PLL filter. Default: 6 cp2=CP2_PLL_SX*6*63.2fF</p> <p>7 – 4 CP3_CGEN[3:0]: Controls the value of CP3 (cap from VCO Vtune input to GND) in the PLL filter. Default: 7 cp3=CP3_PLL_SX*248fF</p> <p>3 – 0 CZ_CGEN[3:0]: Controls the value of CZ (Zero capacitor) in the PLL filter. Default: 11 cz=CZ_PLL_SX*8*365fF</p> <p>Default: 00000110 01111011</p>
0x008D	15 – 3 2 – 0	<p>Reserved</p> <p>RESRV_CGN[3:1]: Reserved Default: 0</p> <p>Default: 00000000 00000000</p>

2.16 XBUF Configuration Memory

The block diagram of the XBUF module is shown in Figure 18. The tables in this chapter describe the control registers of the XBUF module.

Table 17: XBUF configuration memory

Address (15 bits)	Bits	Description
0x0085	15 – 9 8 7 6 5 4 3 2 1 0	<p>Reserved</p> <p>SLFB_XBUF_RX: Self biasing digital control. 1 – enable biasing the input's DC voltage level from the chip, the input signal, IN, needs to be AC coupled to the chip 0 – disable the DC voltage level from the chip, the input signal, IN, needs to be DC coupled to the chip (default)</p> <p>SLFB_XBUF_TX: Self biasing digital control. 1 – enable biasing the input's DC voltage level from the chip, the input signal, IN, needs to be AC coupled to the chip. 0 – disable the DC voltage level from the chip, the input signal, IN, needs to be DC coupled to the chip. (default)</p> <p>BYP_XBUF_RX: Shorts the Input 3.3V buffer in XBUF The final 2 1.2V buffers are still active. The input in Bypass mode should be a 1.2V full scale CMOS signal. 0 – Bypass not active (default) 1 – Bypass active</p> <p>BYP_XBUF_TX: Shorts the Input 3.3V buffer in XBUF The final 2 1.2V buffers are still active. The input in Bypass mode should be a 1.2V full scale CMOS signal. 0 – Bypass not active (default) 1 – Bypass active</p> <p>EN_OUT2_XBUF_TX: Enables the 2nd output of TX XBUF. This 2nd buffer goes to XBUF_RX. This should be active when only 1 XBUF is to be used. 0 – TX XBUF 2nd output is active (default) 1 – TX XBUF 2nd output is disabled</p> <p>EN_TBUFIN_XBUF_RX: Disables the input from the external XOSC and buffers the 2nd input signal (from TX XBUF 2nd output) to the RX. This should be active when only 1 XBUF is to be used. 0 – RX XBUF input is coming from external XOSC (default) 1 – RX XBUF input is coming from TX</p> <p>PD_XBUF_RX: Power down signal 0 – block active (default) 1 – block powered down</p> <p>PD_XBUF_TX: Power down signal 0 – block active (default) 1 – block powered down</p> <p>EN_G_XBUF: Enable control for all the XBUF power downs 0 – All XBUF modules powered down 1 – All XBUF modules controlled by individual power down registers (default)</p> <p>Default: 00000000 00000001</p>

2.17 LDO Configuration Memory

The block diagram of the LDO module is shown in 9. The tables in this chapter describe the control registers of the LDO modules.

Table 18: LDO configuration memory

Address (15 bits)	Bits	Description
0x0092	15	EN_LDO_DIG: Enables the LDO 0 – Powered down (default) 1 – Enabled
	14	EN_LDO_DIGGN: Enables the LDO 0 – Powered down (default) 1 – Enabled
	13	EN_LDO_DIGSXR: Enables the LDO 0 – Powered down (default) 1 – Enabled
	12	EN_LDO_DIGSXT: Enables the LDO 0 – Powered down (default) 1 – Enabled
	11	EN_LDO_DIVGN: Enables the LDO 0 – Powered down (default) 1 – Enabled
	10	EN_LDO_DIVSXR: Enables the LDO 0 – Powered down (default) 1 – Enabled
	9	EN_LDO_DIVSXT: Enables the LDO 0 – Powered down (default) 1 – Enabled
	8	EN_LDO_LNA12: Enables the LDO 0 – Powered down (default) 1 – Enabled
	7	EN_LDO_LNA14: Enables the LDO 0 – Powered down (default) 1 – Enabled
	6	EN_LDO_MXRFE: Enables the LDO 0 – Powered down (default) 1 – Enabled
	5	EN_LDO_RBB: Enables the LDO 0 – Powered down (default) 1 – Enabled
	4	EN_LDO_RXBUF: Enables the LDO 0 – Powered down (default) 1 – Enabled
	3	EN_LDO_TBB: Enables the LDO 0 – Powered down (default) 1 – Enabled
	2	EN_LDO_TIA12: Enables the LDO 0 – Powered down (default) 1 – Enabled
	1	EN_LDO_TIA14: Enables the LDO 0 – Powered down (default) 1 – Enabled
	0	EN_G_LDO: Enable control for all the LDO power downs 0 – All LDO modules powered down 1 – All LDO modules controlled by individual power down registers (default)
		Default: 00000000 00000001

Address (15 bits)	Bits	Description
0x0093		<p>EN_LOADIMP_LDO_TLOB: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias</p> <p>EN_LOADIMP_LDO_TPAD: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias</p> <p>EN_LOADIMP_LDO_TXBUF: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias</p> <p>EN_LOADIMP_LDO_VCOGN: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias</p> <p>EN_LOADIMP_LDO_VCOSXR: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias</p> <p>EN_LOADIMP_LDO_VCOSXT: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias</p> <p>EN_LDO_AFE: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_CPGN: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_CPSXR: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_TLOB: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_TPAD: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_TXBUF: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_VCOGN: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_VCOSXR: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_VCOSXT: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>EN_LDO_CPSXT: Enables the LDO 0 – Powered down (default) 1 – Enabled</p> <p>Default: 00000000 00000000</p>

Address (15 bits)	Bits	Description
0x0094	15	EN_LOADIMP_LDO_CPSXT: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	14	EN_LOADIMP_LDO_DIG: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	13	EN_LOADIMP_LDO_DIGGN: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	12	EN_LOADIMP_LDO_DIGSXR: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	11	EN_LOADIMP_LDO_DIGSXT: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	10	EN_LOADIMP_LDO_DIVGN: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	9	EN_LOADIMP_LDO_DIVSXR: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	8	EN_LOADIMP_LDO_DIVSXT: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	7	EN_LOADIMP_LDO_LNA12: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	6	EN_LOADIMP_LDO_LNA14: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	5	EN_LOADIMP_LDO_MXRFE: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	4	EN_LOADIMP_LDO_RBB: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	3	EN_LOADIMP_LDO_RXBUF: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	2	EN_LOADIMP_LDO_TBB: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	1	EN_LOADIMP_LDO_TIA12: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	0	EN_LOADIMP_LDO_TIA14: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
Default: 00000000 00000000		

Address (15 bits)	Bits	Description
0x0095	15	BYP_LDO_TBB: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	14	BYP_LDO_TIA12: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	13	BYP_LDO_TIA14: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	12	BYP_LDO_TLOB: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	11	BYP_LDO_TPAD: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	10	BYP_LDO_TXBUF: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	9	BYP_LDO_VCOGN: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	8	BYP_LDO_VCOSXR: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	7	BYP_LDO_VCOSXT: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput
	6 – 3	Reserved
	2	EN_LOADIMP_LDO_AFE: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	1	EN_LOADIMP_LDO_CPGN: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
	0	EN_LOADIMP_LDO_CPSXR: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load dependent bias
Default: 00000000 00000000		

Address (15 bits)	Bits	Description
0x0096	15	BYP_LDO_AFE: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vinput to Voutput

Address (15 bits)	Bits	Description
0x0097	15	SPDUP_LDO_DIVSXR: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	14	SPDUP_LDO_DIVSXT: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	13	SPDUP_LDO_LNA12: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	12	SPDUP_LDO_LNA14: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	11	SPDUP_LDO_MXRFE: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	10	SPDUP_LDO_RBB: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	9	SPDUP_LDO_RXBUF: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	8	SPDUP_LDO_TBB: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	7	SPDUP_LDO_TIA12: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	6	SPDUP_LDO_TIA14: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	5	SPDUP_LDO_TLOB: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	4	SPDUP_LDO_TPAD: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	3	SPDUP_LDO_TXBUF: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	2	SPDUP_LDO_VCOGN: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	1	SPDUP_LDO_VCOSXR: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
	0	SPDUP_LDO_VCOSXT: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up
Default: 00000000 00000000		

Address (15 bits)	Bits	Description
0x0098	15 – 9 8 7 6 5 4 3 2 1 0	<p>Reserved</p> <p>SPDUP_LDO_AFE: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_CPGN: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_CPSXR: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_CPSXT: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_DIG: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_DIGGN: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_DIGSXR: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_DIGSXT: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_DIVGN: Short the noise filter resistor to speed up the settling time 0 – noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>Default: 00000000 00000000</p>
0x0099	15 – 8 7 – 0	<p>RDIV_VCOSXR[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 $V_{out}=860mV+3.92mV *RDIV$</p> <p>RDIV_VCOSXT[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 $V_{out}=860mV+3.92mV *RDIV$</p> <p>Default: 01100101 01100101</p>
0x009A	15 – 8 7 – 0	<p>RDIV_TXBUF[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 $V_{out}=860mV+3.92mV *RDIV$</p> <p>RDIV_VCOGN[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 140 $V_{out}=860mV+3.92mV *RDIV$</p> <p>Default: 01100101 10001100</p>
0x009B	15 – 8 7 – 0	<p>RDIV_TLOB[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 $V_{out}=860mV+3.92mV *RDIV$</p> <p>RDIV_TPAD[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 $V_{out}=860mV+3.92mV *RDIV$</p> <p>Default: 01100101 01100101</p>
0x009C	15 – 8 7 – 0	<p>RDIV_TIA12[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 $V_{out}=860mV+3.92mV *RDIV$</p> <p>RDIV_TIA14[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 140 $V_{out}=860mV+3.92mV *RDIV$</p> <p>Default: 01100101 10001100</p>

Address (15 bits)	Bits	Description
0x009D	15 – 8 7 – 0	RDIV_RXBUF[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_TBB[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV Default: 01100101 01100101
0x009E	15 – 8 7 – 0	RDIV_MXRFE[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_RBB[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 140 Vout=860mV+3.92mV *RDIV Default: 01100101 10001100
0x009F	15 – 8 7 – 0	RDIV_LNA12[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_LNA14[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 140 Vout=860mV+3.92mV *RDIV Default: 01100101 10001100
0x00A0	15 – 8 7 – 0	RDIV_DIVSXR[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_DIVSXT[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV Default: 01100101 01100101
0x00A1	15 – 8 7 – 0	RDIV_DIGSXT[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_DIVGN[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV Default: 01100101 01100101
0x00A2	15 – 8 7 – 0	RDIV_DIGGN[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_DIGSXR[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV Default: 01100101 01100101
0x00A3	15 – 8 7 – 0	RDIV_CPSXT[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_DIG[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV Default: 01100101 01100101
0x00A4	15 – 8 7 – 0	RDIV_CPGN[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_CPSXR[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV Default: 01100101 01100101
0x00A5	15 – 8 7 – 0	RDIV_SPIBUF[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV RDIV_AFE[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 Vout=860mV+3.92mV *RDIV Default: 01100101 01100101

Address (15 bits)	Bits	Description
0x00A6		<p>Reserved</p> <p>SPDUP_LDO_SPIBUF: Short the noise filter resistor to speed up the settling time 0 – Noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_DIGI2: Short the noise filter resistor to speed up the settling time 0 – Noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>SPDUP_LDO_DIGI1: Short the noise filter resistor to speed up the settling time 0 – Noise filter resistor in place (default) 1 – Noise filter resistor bypassed should be connected to a 1~5uS at the power up</p> <p>BYP_LDO_SPIBUF: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vin to Voutput</p> <p>BYP_LDO_DIGI2: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vin to Voutput</p> <p>BYP_LDO_DIGI1: Bypass signal for the LDO 0 – Does not bypass. Normal LDO operation (default) 1 – Bypasses LDO. Connects Vin to Voutput</p> <p>EN_LOADIMP_LDO_SPIBUF: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load depdnt bias</p> <p>EN_LOADIMP_LDO_DIGI2: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load depdnt bias</p> <p>EN_LOADIMP_LDO_DIGI1: Enables the load dependent bias to optimize the load regulation 0 – Constant bias (default) 1 – Load depdnt bias</p> <p>PD_LDO_SPIBUF: Enables the LDO 0 – Block active (default) 1 – Power down</p> <p>PD_LDO_DIGI2: Enables the LDO 0 – Block active (default) 1 – Power down</p> <p>PD_LDO_DIGI1: Enables the LDO 0 – Block active (default) 1 – Power down</p> <p>EN_G_LDOP: Enable control for all the LDO power downs 0 – All LDO modules powered down 1 – All LDO modules controlled by individual power down registers (default)</p> <p>Default: 00000000 00000001</p>
0x00A7	15 – 8	RDIV_DIGI2[7:0]: Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 $V_{out}=860mV+3.92mV *RDIV$
	7 – 0	RDIV_DIGI1[7:0]:Controls the output voltage of the LDO by setting the resistive voltage divider ratio. Default: 101 $V_{out}=860mV+3.92mV *RDIV$
		Default: 01100101 01100101

2.18 EN_DIR Configuration Memory

The tables in this chapters describe the control registers of the EN_DIR module. Each EN_DIR bit enables capability of direct control of PD (powerdown) and EN (enable) outputs.

Table 19: EN_DIR configuration memory

Address (15 bits)	Bits	Description
0x0081	15 – 4 3 2 1 0	Reserved EN_DIR_LDO: Enables direct control of PDs and ENs for LDO module. 0 – direct control disabled (default) 1 – direct control enabled EN_DIR_CGEN: Enables direct control of PDs and ENs for CGEN module. 0 – direct control disabled (default) 1 – direct control enabled EN_DIR_XBUF: Enables direct control of PDs and ENs for XBUF module. 0 – direct control disabled (default) 1 – direct control enabled EN_DIR_AFE: Enables direct control of PDs and ENs for AFE module. 0 – direct control disabled (default) 1 – direct control enabled Default: 00000000 00000000

For other modules (SX (R, T), RBB (1, 2), RFE (1, 2), TBB (1, 2), TRF (1, 2)) EN_DIR can be controlled from register 0x0124.

2.19 SXR, SXT and CGEN BIST Configuration Memory

The block diagram of the BIST module for SXR, SXT and CGEN is shown in Figure 24. The table in this chapter describes control registers of BIST module.

There is one test vector generator which supplies the test vectors for CGEN, SXT and SXR modules.

The register BSTART at 0x00A8[0] is used to initiate the BIST procedure for the selected modules. Registers BENC, BENR and BENT indicates which modules are to be tested. As an example, if BENC=1, BENR=0 and BENT=0 when BIST start is initiated, then the test procedure will be performed on SXR only. If BENC=1, BENR=1 and BENT=1 when BIST start is initiated, then BIST will be performed for CGEN, SXR and SXT.

When BSTATE indicates the end of the BIST procedure, BSIGT, BSIGR and BSIGC registers will contain BIST signatures.

Table 20: BIST configuration memory

Address (15 bits)	Bits	Description
0x00A8	15 – 9	BSIGT[6:0]: BIST signature, Transmitter, LSB. Default: 0 (Register is used in production test only) .
	8	BSTATE: BIST state indicator (read only). (Register is used in production test only) . 0 – BIST is not running (default) 1 – BIST in progress
	7	Reserved
	6	EN_SDM_TSTO_SXT: Enables the SDM_TSTO<12:0> outputs which will buffer the SDM outputs (inputs to the frequency divider) for testing purposes. 0 – all outputs are grounded (default) 1 – SDM_TSTO active
	5	EN_SDM_TSTO_SXR: Enables the SDM_TSTO<12:0> outputs which will buffer the SDM outputs (inputs to the frequency divider) for testing purposes. 0 – all outputs are grounded (default) 1 – SDM_TSTO active
	4	EN_SDM_TSTO_CGEN: Enables the SDM_TSTO<12:0> outputs which will buffer the SDM outputs (inputs to the frequency divider) for testing purposes. 0 – all outputs are grounded (default) 1 – SDM_TSTO active
	3	BENC: enables CGEN BIST. (Register is used in production test only) . 0 – disabled (default) 1 – enabled
	2	BENR: enables receiver BIST. (Register is used in production test only) . 0 – disabled (default) 1 – enabled
	1	BENT: enables transmitter BIST. (Register is used in production test only) . 0 – disabled (default) 1 – enabled
	0	BSTART: Starts delta sigma built in self test. Keep it at 1 one at least three clock cycles. (Register is used in production test only) . 0 – (default) 0-to-1 – positive edge activates BIST
		Default: 00000000 00000000
0x00A9	15 – 0	BSIGT[22:7]: BIST signature, Transmitter, MSB (read only). (Register is used in production test only) . Default: 00000000 00000000
0x00AA	15 – 0	BSIGR[15:0]: BIST signature, Receiver, LSB (read only). (Register is used in production test only) . Default: 00000000 00000000

Address (15 bits)	Bits	Description
0x00AB	15 – 7 6 – 0	BSIGC[8:0]: BIST signature, CGEN , LSB (read only). (Register is used in production test only) . BSIGR[22:16]: BIST signature, Receiver, MSB (read only). (Register is used in production test only) . Default: 00000000 00000000
0x00AC	15 – 14 13 – 0	Reserved BSIGC[22:9]: BIST signature, CGEN , MSB (read only) (Register is used in production test only) . Default: 00000000 00000000

2.20 CDS Configuration Memory

The block diagram of the Clock Distribution System (CDS) module is shown in Figure 20. The tables in this chapter describe the control registers of CDS module.

Table 21: CDS configuration memory

Address (15 bits)	Bits	Description
0x00AD	15 – 14	CDS_MCLK2[1:0]: MCLK2 clock delay. 00 – delay by 400ps (default) 01 – delay by 500ps 10 – delay by 600ps 11 – delay by 700ps
	13 – 12	CDS_MCLK1[1:0]: MCLK1 clock delay. 00 – delay by 400ps (default) 01 – delay by 500ps 10 – delay by 600ps 11 – delay by 700ps
	11 – 10	Reserved
	9	CDSN_TXBTSP: TX TSPB clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	8	CDSN_TXATSP: TX TSPA clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	7	CDSN_RXBTSP: RX TSPB clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	6	CDSN_RXATSP: RX TSPA clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	5	CDSN_TXBLML: TX LMLB clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	4	CDSN_TXALML: TX LMLA clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	3	CDSN_RXBLML: RX LMLB clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	2	CDSN_RXALML: RX LMLA clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	1	CDSN_MCLK2: MCLK2 clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
	0	CDSN_MCLK1: MCLK1 clock inversion control. 0 – Clock is inverted 1 – Clock is not inverted (default)
Default: 00000011 11111111		

Address (15 bits)	Bits	Description
0x00AE	15 – 14	CDS_TXBTSP[1:0]: TX TSP B clock delay. 00 – delay by 400ps (default) 01 – delay by 500ps 10 – delay by 600ps 11 – delay by 700ps
	13 – 12	CDS_TXATSP[1:0] : TX TSP A clock delay. 00 – delay by 400ps (default) 01 – delay by 500ps 10 – delay by 600ps 11 – delay by 700ps
	11 – 1 0	CDS_RXBTSP[1:0]: RX TSP B clock delay. 00 – delay by 200ps (default) 01 – delay by 500ps 10 – delay by 800ps 11 – delay by 1100ps
	9 – 8	CDS_RXATSP[1:0]: RX TSP A clock delay. 00 – delay by 200ps (default) 01 – delay by 500ps 10 – delay by 800ps 11 – delay by 1100ps
	7 – 6	CDS_TXBLML[1:0]: TX LML B clock delay. 00 – delay by 400ps (default) 01 – delay by 500ps 10 – delay by 600ps 11 – delay by 700ps
	5 – 4	CDS_TXALML[1:0]: TX LML A clock delay. 00 – delay by 400ps (default) 01 – delay by 500ps 10 – delay by 600ps 11 – delay by 700ps
	3 – 2	CDS_RXBLML[1:0]: RX LML B clock delay. 00 – delay by 200ps (default) 01 – delay by 500ps 10 – delay by 800ps 11 – delay by 1100ps
	1 – 0	CDS_RXALML[1:0]: RX LML A clock delay. 00 – delay by 200ps (default) 01 – delay by 500ps 10 – delay by 800ps 11 – delay by 1100ps
Default: 00000000 00000000		

2.21 mSPI Configuration Memory

More information about embedded microcontroller may found in the microcontroller datasheet.

Table 22: mSPI configuration memory

Address (15 bits)	Bits	Description
0x0000 Controls port P0 inputs (mSPI_REG0)	15 – 8 7 – 0	Reserved P0[7:0]: The data at MCU port P0 input can be changed by writing data into this register
0x0001 Reads port P1 outputs (mSPI_REG1) (read only)	15 – 8 7 – 0	Reserved P1[7:0]: The content of MCU P1 port output can be obtained by reading this register
0x0002 Controls MCU input pins (mSPI_REG2)	15 – 8 7 6 5 – 2 1 – 0	Reserved RXD: The MCU USART receive input pin DEBUG: enables hardware MCU debugging mode 0 – normal mode 1 – debug mode EXT_INT[5:2]: external interrupts MODE[1:0]: controls MCU program memory initialization modes: 0 – the MCU is in reset 1 – Programming both EEPROM and SRAM through mSPI 2 – Programming only SRAM only through mSPI 3 – Programming SRAM by reading the EEPROM
0x0003 Reads MCU status signals (mSPI_REG3) (read only)	15 – 8 7 6 5-4 3 2 1 0	Reserved TXD: The USART transmit output pin PROGRAMMED: Status output signal; when is set, it indicates that programming process is finished, and MCU executes instructions Reserved READ_REQ: status signal; new 8-bit data (the register mSPI_REG5 content) is ready to be read through mSPI WRITE_REQ: status signal; a new data byte is waiting in the mSPI_REG4 register to be transferred into MCU FULL_WRITE_BUFF: indicates that INPUT 32-byte FIFO buffer is full, the MCU is not ready to receive data, and base band processor has to wait EMPTY_WRITE_BUFF: tells that INPUT 32-byte FIFO is empty
0x0004 Writes one byte of data to MCU (mSPI_REG4)	15 – 8 7 – 0	Reserved DTM[7:0]: output (byte) is fed to Data_to_MCU(7:0) input bus
0x0005 Reads data byte from MCU (mSPI_REG5) (read only)	15 – 8 7 – 0	Reserved DFM[7:0]: data (byte) received from bus Data_from_MCU(7:0)
0x0006 Controls SPI switch (mSPI_REG6)	15 – 1 0	Reserved SPISW_CTRL: controls the SPI switch 0 – Transceiver is controlled by Base Band (default) 1 – Transceiver is controlled by MCU

Appendix 1

SPI Procedures

A1.1 SPI READ/WRITE Pseudo Code

```
-----  
// Write command, SPI module address, register address  
// Read data  
-----  
void SPI_Read(unsigned int COMMAND)  
{  
    unsigned int DATA;      //We will read data there  
  
    //Write Command and Address (MSB First)  
    //First 1 bit (MSB) = Command  
    //Next 15 (LSBs) bits = Register Address  
    for(int i=15; i>=0; i--)  
    {  
        if(i'th bit in COMMAND is '1')  
        {  
            Set Data Output line to '1';  
        }  
        else  
        {  
            Set Data Output line to '0';  
        };  
        Apply Rising and Falling CLK signal edges to CLK line;  
    };  
  
    //Read Data (MSB First)  
    //Note: At this point we have data MSB valid from the chip.  
    for(int i=15; i>=0; i--)  
    {  
        if(there is '1' at the Data Input Line)  
        {  
            Set i'th bit in DATA '1';  
        }  
        else  
        {  
            Set i'th bit in DATA '0';  
        };  
        Apply Rising and Falling CLK signal edges to CLK line;  
    };  
};
```

```

-----  

// Write data to the chip:  

// First byte: Command, SPI module address, register address  

// Second byte: Data  

-----  

void SPI_Write(unsigned int COMMAND, unsigned int DATA)  

{  

    //Write Command, Address  

    for(int i=15; i>=0; i--)  

    {  

        if(i'th bit in COMMAND is '1')  

        {  

            Set Data Output line to '1';  

        }  

        else  

        {  

            Set Data Output line to '0';  

        };  

        Apply Rising and Falling CLK signal edges to CLK line;  

    };  

    //Write Data  

    for(int i=15; i>=0; i--)  

    {  

        if(i'th bit in DATA is '1')  

        {  

            Set Data Output line to '1';  

        }  

        else  

        {  

            Set Data Output line to '0';  

        };  

        Apply Rising and Falling CLK signal edges to CLK line;  

    };  

};  

}

```

Appendix 2

Control Block Diagrams

A2.1 RFE Control Diagrams




Figure 5 RFE1 control structure

LMS7002M RXFE_TOP 2




Figure 6 RFE2 control structure

A2.2 RBB Control Diagrams




Figure 7 RBB1 control structure

LMS7002M RBB_TOP 2




Figure 8 RBB2 control structure

A2.3 TRF Control Diagrams




Figure 9 TRF1 control structure




Figure 10 TRF1 control structure

A2.4 TBB Control Diagrams




Figure 11 TBB1 control structure

LMS7002M TBB_TOP 2




Figure 12 TBB2 control structure

A2.5 AFE Control Diagram




Figure 13 AFE control structure

A2.6 BIAS Control Diagram




Figure 14 BIAS control structure

A2.7 SXR and SXT Control Diagrams




Figure 15 SXT control structure




Figure 16 SXR control structure

A2.8 CGEN Control Diagram




Figure 17 CGEN control structure

A2.9 XBUF Control Diagram




Figure 18 XBUF control structure

A2.10 LDOs Control Diagram




Figure 19 Control structure of LDOs

A2.11 CDS Control Diagram




Figure 20 CDS control structure

A2.12 IO Cell Control Diagram




Figure 21 IO cell and controllable parameters

A2.13 TxTSP(A/B) Control Diagram




Figure 22 TxTSP(A/B) control structure

A2.14 RxTSP(A/B) Control Diagram




Figure 23 RxTSP(A/B) control structure

A2.15 SXR, SXT and CGEN BIST Control Diagram




Figure 24 SXR, SXT and CGEN BIST control structure

A2.16 TxTSP(A/B) BIST Control Diagram




Figure 25 TxTSP(A/B) BIST control structure

A2.17 RxTSP(A/B) BIST Control Diagram




Figure 26 RxTSP(A/B) BIST control structure

A2.18 LimeLight™ Control Diagram




Figure 27 LimeLight™ control structure

Appendix 3

Calibration Algorithms

A3.1 LMS7002M Baseband Filters Calibration

This section describes the algorithms that can be used to calibrate both receiver and transmitter baseband filters.

A3.1.1 Receiver Filter Calibration Overview

The receiver has 3 blocks with tunable bandwidths:

1. Transimpedance amplifier (TIA). This block is controlled from the RFE control group. It has a 1st order low pass filter response and can be tuned using the proposed algorithms. The tuning range is from 0.5MHz up to 60MHz, where the upper tuning range is limited by the ADC.
2. Low band low pass filter (LPFL). This block is controlled from the RBB control group. It has a 2nd order low pass filter response and can be tuned using the proposed algorithms. The tuning range is from 1MHz up to 20MHz.
3. High band low pass filter (LPFH). This block is controlled from the RBB control group. It has a 2nd order low pass filter response and can be tuned using the proposed algorithms. The tuning range is from 20MHz up to 60MHz, where the upper tuning range is limited by the ADC.

Combining the responses of the TIA and LPFL or LPFH, a 3rd order low pass filter response can be obtain in the receiver IF path. Note that only two calibrations in total are needed if only LPFL or LPFH filter is required for continuous operation.

A3.1.2 Receiver Filter Calibration Algorithm




Figure 28 Main receiver calibration algorithm

Rx initial parameters

RFE

Set block to default values

0x010D[8:7] – SEL_PATH_RFE	set to 2	
0x010D[0] – EN_NEXTRX_RFE calibrated!!!)	set to 0	(Set to 1 for if B channel is being
0x0113[5:2] – G_RXLOOPB_RFE	set to 8	
0x010C[5] – PD_RLLOOPB_2_RFE	set to 0	
0x010D[3] – EN_INSHSW_LB2_RFE	set to 0	
0x010C[4] – PD_MXLOBUF_RFE	set to 0	
0x010C[3] – PD_QGEN_RFE	set to 0	
0x010F[9:5] – ICT_TIAMAIN_RFE	set to 2	
0x010F[4:0] – ICT_TIAOUT_RFE	set to 2	
0x0114[4:0] – RFB_TIA_RFE	set to 16	
0x00x0113[1:0] – G_TIA_RFE	set to (G_TIA_RFE_user)	

RBB

Set block to default values

0x0119[14:10] – ICT_PGA_OUT_RBB	set to 20	
0x0119[9:5] – ICT_PGA_IN_RBB	set to 20	
0x011A[7:0] – C_CTL_PGA_RBB	set to 3	

TRF

Set block to default values

0x0101[12:11] – L_LOOPB_TXPAD_TRF	set to 0	
0x0101[0] – EN_LOOPB_TXPAD_TRF	set to 1	
0x0100[14] – EN_NEXTTX_TRF channel!!!)	set to 1	(Only when calibrating B
0x0103[11] – SEL_BAND1_TRF	set to 0	
0x0103[10] – SEL_BAND2_TRF	set to 1	

TBB

Set block to default values

0x0108[15:10] – CG_IAMP_TBB	set to 1	
0x0108[9:5] – ICT_IAMP_FRP_TBB	set to 1	
0x0108[4:0] – ICT_IAMP_GG_FRP_TBB	set to 6	

AFE

Set all other block values to default

0x0082[1] – PD_TX_AFE2	set to 0	(B channel only!)
0x0082[3] - PD_RX_AFE2	set to 0	(B channel only!)

BIAS

Set block to default values

0x0084[10:6] – RP_CALIB_BIAS	leave as user setting
------------------------------	-----------------------

LDO

Do nothing

XBUF

0x0085[2] - PD_XBUF_RX	set to 0
0x0085[1] – PD_XBUF_TX	set to 0
0x0085[0] - EN_G_XBUF	set to 1

CLKGEN

Set block to default values

SXR

Set block to default values

Set SXR_freq to 499.95 MHz

0x011C[1] – PD_VCO_SXR	set to 0
------------------------	----------

Execute Frequency Calculate function

Execute Tune function

0x0123[13] - VCO_CMPHO_SXR	check if value = 1. Stop algorithm and report error if not
0x0123[12] - VCO_CMPHO_SXR	check if value = 0. Stop algorithm and report error if not

SXT

Set block to default values

Set SXT_freq to 500 MHz

0x011C[1] – PD_VCO_SXT	set to 0
------------------------	----------

Execute Frequency Calculate function

Execute Tune function

0x0123[13] - VCO_CMPHO_SXT	check if value = 1. Stop algorithm and report error if not
0x0123[12] - VCO_CMPHO_SXT	check if value = 0. Stop algorithm and report error if not

LimeLight & PAD

Do nothing

TxTSP

Set block defaults

0x0200[3] – TSGMODE	set to 1
0x0200[2] – INSEL	set to 1
0x0208[8] – CMIX_BYP	set to 1
0x0208[6] – GFIR3_BYP	set to 1
0x0208[5] – GFIR2_BYP	set to 1
0x0208[4] – GFIR1_BYP	set to 1
0x020C[15:0] – DC_REG	set to I: 7FFF Q: 8000
Set TX NCO to	0 MHz

RxTSP

Set block defaults

0x040A[13:12] – AGC_MODE	set to 1
0x040C[5] – GFIR3_BYP	set to 1
0x040C[4] – GFIR2_BYP	set to 1
0x040C[3] – GFIR1_BYP	set to 1
0x040A[2:0] – AGC_AVG	set to 7
0x040C[15:14] – CMIX_GAIN	set to 1
Set RX NCO to	(SXT_freq – SXR_freq) – 1MHz




Figure 29 Rx TIA calibration algorithm




Figure 30 Rx LPFL calibration algorithm




Figure 31 Rx LPFH calibration algorithm




Figure 32 Receiver filter calibration Gain selection procedure algorithm

A3.1.3 Transmitter Filter Calibration Overview

The transmitter has 2 blocks with tunable bandwidths:

1. Low band low pass filter (LPFL). This block is controlled from the TBB control group. It is composed of two low pass filters: 4th order (LPFLAD) and 1st order (LPFS5). Both filter bandwidths can be controlled independently. The tuning range is from 0.8MHz up to 16MHz. When calibrating LPFL, two inputs are required from the user for both filter cutoff frequencies.
2. High band low pass filter (LPFH). This block is controlled from the TBB control group. It has a 2nd order low pass filter response and can be tuned using the proposed algorithms. The tuning range is from 28MHz up to 60MHz, where the upper tuning range is limited by the ADC.

Two additional calibration procedures are presented if independent calibration is needed for LPFLAD or LPFS5. This gives a total of 4 filter calibration procedures that can be executed in the transmitter. Note that after filter calibration, the gain of the transmitter chain can change due to the nature of the filter (transimpedance) and that the bandwidth selection is done by changing the resistance. Also note, that only one (max two for LPFL) calibrations in total are needed if only LPFL or LPFH filter is required for continuous operation.

A3.1.4 Transmitter Filter Calibration Algorithm




Figure 33 Main transmitter calibration algorithm

Tx initial parameters

RFE

0x010C[0] – EN_G_RFE set to 0

RBB

Set block to default values

0x0115[2] – PD_LPFL_RBB	set to 1
0x0118[15:13] – INPUT_CTL_PGA_RBB	set to 3
0x0119[14:10] – ICT_PGA_OUT_RBB	set to 20
0x0119[9:5] – ICT_PGA_IN_RBB	set to 20
0x011A[7:0] – C_CTL_PGA_RBB	set to 3

TRF

0x0100[0] – EN_G_TRF set to 0

TBB

Set block to default values

0x0108[15:10] – CG_IAMP_TBB	set to 1
0x0108[9:5] – ICT_IAMP_FRP_TBB	set to 1
0x0108[4:0] – ICT_IAMP_GG_FRP_TBB	set to 6

AFE

Leave 0x0082[15:13] ISEL_DAC_AFE[2:0] value as user defined

Set all other block values to default

0x0082[1] – PD_TX_AFE2	set to 0	(B channel only!)
0x0082[3] - PD_RX_AFE2	set to 0	(B channel only!)

BIAS

Set block to default values

0x0084[10:6] – RP_CALIB_BIAS leave as user setting

LDO

Do nothing

XBUF

0x0085[2] - PD_XBUF_RX	set to 0
0x0085[1] – PD_XBUF_TX	set to 0
0x0085[0] - EN_G_XBUF	set to 1

CLKGEN

Set block to default values

SXR

Do nothing

SXT

Do nothing

TxtSP

Set block to default values

0x0200[3] – TSGMODE	set to 1
0x0200[2] – INSEL	set to 1
0x0208[6] – GFIR3_BYP	set to 1
0x0208[5] – GFIR2_BYP	set to 1
0x0208[4] – GFIR1_BYP	set to 1
0x020C[15:0] – DC_REG	set to I: 7FFF Q: 8000 50 kHz

Set TX NCO to

RxTSP

Set block to default values

0x040A[13:12] – AGC_MODE	set to 1
0x040C[5] – GFIR3_BYP	set to 1
0x040C[4] – GFIR2_BYP	set to 1
0x040C[3] – GFIR1_BYP	set to 1
0x040A[2:0] – AGC_AVG	set to 7
0x040C[15:14] – CMIX_GAIN	set to 1

Set RX NCO to




Figure 34 Tx LPFL calibration algorithm




Figure 35 Tx LPFH calibration algorithm




Figure 36 Tx LPFLAD calibration algorithm




Figure 37 Tx LPFSS calibration algorithm




Figure 38 Transmitter filter calibration Gain selection procedure algorithm