

# **Phase-Locked Loop Clock Driver**

#### Features

- Clock doubler
- High-Performance Phase-Locked-Loop Clock Distribution for Networking, ATM, 100 MHz and 134 MHz Registered DIMM Synchronous DRAM modules for server, workstation, and PC applications
- Zero Input-to-Output delay
- Cycle-to-Cycle jitter  $\leq \pm 150$  ps max.
- On-chip series damping resistor at clock output drivers for low noise and EMI reduction
- Operates at 3.3V V<sub>CC</sub>
- Packaging (Pb-free & Green available):
  8-pin SOIC Package (W)

## Description

The PI6C2402 features a low-skew, low-jitter, Phase-Locked Loop (PLL) clock driver. By connecting the feedback CLK\_OUT output to the feedback FB\_IN input, the propagation delay from the CLK\_IN input to any clock output will be nearly zero. The PI6C2402 provides 2X CLK\_IN on CLK\_OUT output.

## Applications

If the system designer needs more than 16 outputs with the features just described, using two or more zero-delay buffers such as the PI6C2509, and the PI6C2510, are likely to be impractical. The device-to-device skew introduced can significantly reduce the performance. Pericom recommends the use of a zero-delay buffer and an eighteen output non-zero-delay buffer. As shown in Figure 1, this combination produces a zero-delay buffer with all the signal characteristics of the original zero-delay buffer, but with as many outputs as the non-zero-delay buffer part. For example, when combined with an eighteen output non-zero delay buffer, a system designer can create a seventeen-output zero-delay buffer.

## **Block Diagram**





Figure 1. Zero-Delay Buffering Diagram

## **Pin Configuration**



#### **Control Input**

S	Outputs Source	PLL Shutdown
HIGH	PLL	Disabled
LOW	CLK_IN	Enabled



#### **Pin Functions**

Name	Number	Туре	Description	
CLK_IN	1	Ι	Reference Clock inptu, CLK_IN allows spread spectrum clock input	
AV <sub>CC</sub>	2	Power	Analog Power	
AGND	3	Ground	Analog Ground	
CLK_OUT	4	0	Clock Output. The output provides low-skew copies of CLK_IN and has an embedded series-damping resistor.	
S	5	Ι	Control Input S. S is used to bypass the PLL for test purposes. When S is strapped to ground, PLL is bypassed and CLK_IN is buffered directly to the device outputs	
GND	6	Ground	Ground	
V <sub>CC</sub>	7	Power	Power Supply	
FB_IN	8	Ι	Feedback input. FB_IN provides the feedback signal to the internal PLL.	

# Absolute Maximum Ratings<sup>(1)</sup> (Over operating free-air temperature range)

Symbol	Test Conditions		Max.	Units
VI	Input voltage range	-0.5	$V_{CC} + 0.5$	
Vo	Output voltage range	-0.5	$V_{CC} + 0.5$	V
VI_DC	DC input voltage	-0.5	5.0	
IO_DC	DC output current		100	mA
Power	Maximum power dissipation at $TA = 55^{\circ}C$ in still air		1.0	W
T <sub>STG</sub>	Storage temperature	-65	150	°C

Note:

1. Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

## **Recommended Operating Conditions**

Symbol	Test Conditions Temperature		Min.	Max.	Units
Vaa	Sumpley Walte as	Commercial	3.0	3.6	
V <sub>CC</sub>	Supply Voltage	Industrial	3.135	3.465	
V <sub>IH</sub>	High Level input voltage		2.0		V
V <sub>IL</sub>	Low Level input voltage			0.8	
VI	Input voltage		0	V <sub>CC</sub>	
TA	On anothing from air terms mature	Commercial	0	70	°C
	Operating free-air temperature	Industrial	-40	85	



## **Electrical Characteristics**

(Over recommended operating free-air temperature range)

Symbol	Test Conditions	Temperature	Condition	Min.	Тур.	Max.	Units
I <sub>CC</sub>	$V_I = GND; IO = 0^{(1)}$	Commercial	3.6V			10	μA
		Industrial	3.465V			10	
CI	$V_I = V_{CC}$ or GND $V_o = V_{CC}$ or GND		3.3V		4		"E
Co			3.3V		6		pF
T	$V_{OUT} = 2.4 V$	·				-12	
I <sub>OH</sub>	$V_{OUT} = 2.0 V$					-18	]
IOL	$V_{OUT} = 0.8V$			18			mA
	$V_{OUT} = 0.55V$			12			

Note:

1. Continuous Output Current

## **AC Specifications Timing Requirements**

(Over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 25 pF$ )

Symbol	Parameters	Test Conditions	Min.	Тур.	Max.	Units	
F <sub>OUT</sub>	Clock Frequency	Commercial	25		134		
		Industrial	25		100	MHz	
D <sub>CYI</sub>	Input clock duty cycle		40		60	%	
	Stabilization time after power up				1	ms	
tp	Phase error without jitter <sup>(1)</sup>	CLK_IN↑ at 100 MHz and 66 MHz	-150		150		
tj	Jitter, cycle-to-cycle	At 100 MHz	-150		150	ps	
	Duty Cycle	$At \le 100 \text{ MHz}$	45		55	%	
		At > 100 MHz	35		65	/ 70	
t <sub>r</sub>	Rise-time 0.4V to 2.0V			1.0			
tf	Fall-time 2.0V to 0.4V			1.1		ns	

Note:

1. This switching parameter is guaranteed by design.



### Packaging Mechanical: 8-pin Plastic SOIC (W)



#### **Ordering Information**<sup>(1,2,3)</sup>

Ordering Code	Package Code	Package Description
PI6C2402WE	W	Pb-free & Green, 8-pin, 150-mil SOIC

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

2. E = Pb-free & Green

3. X suffix = Tape/Reel