November 2001 Revised November 2001

#### FAIRCHILD

SEMICONDUCTOR TM

## 74ALVC162373

# Low Voltage 16-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs and 26 $\Omega$ Series Resistors in Outputs

#### **General Description**

The ALVC162373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in a high impedance state.

The ALVC162373 is also designed with 26 $\!\Omega$  resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters.

The 74ALVC162373 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O compatibility up to 3.6V.

The 74ALVC162373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- $\blacksquare$  1.65V to 3.6V V\_{CC} supply operation
- 3.6V tolerant inputs and outputs
- 26Ω series resistors in outputs
- $\blacksquare$  t<sub>PD</sub> (I<sub>n</sub> to O<sub>n</sub>)
  - 3.8 ns max for 3.0V to 3.6V V<sub>CC</sub>
    - 5.0 ns max for 2.3V to 2.7V V<sub>CC</sub> 9.0 ns max for 1.65V to 1.95V  $V_{CC}$
- Power-off high impedance inputs and outputs
- Support live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:


Human body model > 2000V Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### **Ordering Code:**

Ordering Number	Package Number	Package Description					
74ALVC162373T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.							

#### Logic Symbol



#### **Connection Diagram**

		5		
		$\overline{\mathbf{U}}$		
OE		1	48	- LE <sub>1</sub>
00	-	2	47	— I <sub>0</sub>
01	-	3	46	— կ
GND		4	45	— GNC
02	-	5	44	— I <sub>2</sub>
03	-	6	43	— I <sub>3</sub>
Vcc	-	7	42	— v <sub>cc</sub>
04	-	8	41	- 1 <sub>4</sub>
05		9	40	— 1 <sub>5</sub>
GND		10	39	- GND
06	-	11	38	- 1 <sub>6</sub>
07		12	37	- 1 <sub>7</sub>
08		13	36	- 1 <sub>8</sub>
09		14	35	- 1 <sub>9</sub>
GND		15	34	- GNC
0 <sub>10</sub>	_	16	33	— 4 <sub>10</sub>
0 <sub>1 1</sub>		17	32	- 41
V <sub>cc</sub>		18	31	- v <sub>cc</sub>
0 <sub>1 2</sub>	_	19	30	- 112
013		20	29	- 43
GND		21	28	- GNE
014		22	27	— I <sub>1 4</sub>
015		23	26	- 45
	_	24	25	- LE <sub>2</sub>
022			20	2

#### **Functional Description**

The 74ALVC162373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the  ${\rm I}_{\rm n}$  enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

#### **Truth Tables**

	Inputs					
LE <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> —I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>			
Х	Н	Х	Z			
н	L	L	L			
н	L	Н	н			
L	L	х	O <sub>0</sub>			
	Inputs		Outputs			
LE <sub>2</sub>	Inputs OE <sub>2</sub>	I <sub>8</sub> –I <sub>15</sub>	Outputs O <sub>8</sub> -O <sub>15</sub>			
LE <sub>2</sub> X	<u> </u>	I <sub>8</sub> -I <sub>15</sub> X				
	OE <sub>2</sub>		0 <sub>8</sub> -0 <sub>15</sub>			
X	OE <sub>2</sub>	X	0 <sub>8</sub> -0 <sub>15</sub> Z			

н = HIGH Voltage Level L = LOW Voltage Level


= Immaterial (HIGH or LOW, inputs may not float) = High Impedance

X Z

O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of Latch Enable

its I input changes. When  $\mathsf{LE}_n$  is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on  $LE_n$ . The  $3-STATE \quad \text{outputs} \quad \underline{\text{are}} \quad \text{controlled} \quad \text{by the Output Enable} \\ (\overline{OE}_n) \quad \text{input. When } \overline{OE}_n \quad \underline{\text{is LOW}} \quad \text{the standard outputs are in}$ the 2-state mode. When  $\overline{\text{OE}}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.





#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (V <sub>I</sub> )	-0.5V to 4.6V
Output Voltage (V <sub>O</sub> ) (Note 3) -0.8	5V to V <sub>CC</sub> +0.5V
DC Input Diode Current (IIK)	
V <sub>1</sub> < 0V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} < 0V$	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC V <sub>CC</sub> or GND Current per	
Supply Pin (I <sub>CC</sub> or GND)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C

# Recommended Operating Conditions (Note 4) Power Supply 0 perating 1.65V to 3.6V Input Voltage 0V to V<sub>CC</sub> Output Voltage (V<sub>O</sub>) 0V to V<sub>CC</sub> Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C Minimum Input Edge Rate ( $\Delta t/\Delta V$ ) $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 ns/V

74ALVC162373

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units	
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V <sub>CC</sub>			
			2.3 - 2.7	1.7		V	
			2.7 - 3.6	2.0			
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 1.95		0.35 x V <sub>CC</sub>		
			2.3 - 2.7		0.7	V	
			2.7 - 3.6		0.8		
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2			
		$I_{OH} = -2 \text{ mA}$	1.65	1.2			
		$I_{OH} = -4 \text{ mA}$	2.3	1.9			
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V	
			3	2.4			
		$I_{OH} = -8 \text{ mA}$	2.7	2			
		I <sub>OH</sub> = -12 mA	3.0	2			
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2		
		$I_{OL} = 2 \text{ mA}$	1.65		0.45		
		I <sub>OL</sub> = 4 mA	2.3		0.4		
		$I_{OL} = 6 \text{ mA}$	2.3		0.55	V	
			3		0.55		
		I <sub>OL</sub> = 8 mA	2.7		0.6		
		I <sub>OL</sub> = 12 mA	3		0.8		
I <sub>I</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μA	
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μA	
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μA	
ΔI <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μA	

### **DC Electrical Characteristics**


# 74ALVC162373

# **AC Electrical Characteristics**

Symbol	Parameter	$T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $R_L = 500\Omega$								
		C <sub>L</sub> = 50 pF				C <sub>L</sub> = 30 pF			Units	
		$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$V_{CC} = \textbf{2.5V} \pm \textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	1.3	3.8	1.5	5.0	1.0	4.5	1.5	9.0	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay LE to Bus	1.3	4.1	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.4	1.5	5.9	1.0	5.4	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.5	1.5	4.9	1.0	4.4	1.5	7.9	ns
t <sub>W</sub>	Pulse Width	1.5		1.5		1.5		4.0		ns
t <sub>S</sub>	Setup Time	1.5		1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	1.0		1.0		1.0		1.0		ns

# Capacitance

Symbol	Parameter		Conditions	<b>T</b> <sub>A</sub> = -	Units	
Symbol	Farameter		Conditions	V <sub>cc</sub>	Typical	Units
CIN	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C <sub>L</sub> = 50 pF	3.3	20	pF
				2.5	20	μr



74ALVC162373

