LV8491CT

BI-CMOS LSI Piezo Actuator Driver IC



Overview

The LV8491CT is a piezoelectric actuator driver IC. It internally generates drive waveforms and this makes it possible to control piezoelectric actuators with simple instructions.

Features

- Actuators using piezoelectric elements can be driven and controlled simply by I²C communication.
- Multiple patterns of drive waveform conditions can be set for before and after performing normal operation when executing the DRVPULSE instruction.
- The piezoelectric drive waveforms are set externally by serial input signals using the I²C interface. The rising and falling timings are determined with clock count.
- Startup/stop of the IC is controlled by ENIN register input through I²C communication.
- The time for which the actuator is driven is determined with the drive frequency setting based on I²C communication.
- BUSY output can be used to identify the operation/stop state of the actuator while output is present at the OUT pin. The BUSY signal can also be checked with the READ function controlled through I²C communication.
- Built-in undervoltage detection and protection circuit, and register power-on reset function.

Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, GND = 0V

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC} max		-0.5 to 5.0	V
Output current	I _O max		300	mA
Peak output current 1	I _O peak 1	t ≤ 1ms	750	mA
Peak output current 2	I _O peak 2	t ≤ 10µs	1200	mA
Input signal voltage	V _{IN} max		-0.5 to V _{CC} +0.5	V
Allowable dissipation	Pd	*Mounted on a specified board.	350	mW
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

* Specified board : 40mm \times 40mm \times 1.6mm, glass epoxy board.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

LV8491CT

Allowable Operating Conditions at $Ta = 25^{\circ}C$, GND = 0V

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{CC}		2.2 to 3.3	V
Input signal voltage	VIN		-0.3 to V _{CC}	V
Corresponding CLK input frequency	Fclk		to 60	MHz
Maximum operating frequency	Ct max		Set STP count × 512	Times

Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC} = 2.8V$, GND = 0V, unless otherwise specified.

Devenuetor	Oursels al	Oracliticano		Ratings		1.1 14
Parameter	Symbol	Conditions	min	typ	max	Unit
Standby mode current drain	ICC0	No CLK input, When SCL/SDA = L			1.0	μA
Operating mode current drain	ICC1	CLK = 10MHz, When SCL/SDA = H		0.5	1.0	mA
High-level input voltage	VIH	$2.2V \le V_{CC} \le 3.3V$ SCL, SDA	1.4		V _{CC} +0.3	V
Low-level input voltage	VIL	$2.2V \le V_{CC} \le 3.3V$ SCL, SDA	-0.3		0.4	V
CLK pin high-level input voltage	V _{IH} 2	CLK	0.5×V _{CC}		V _{CC} +0.3	V
CLK pin low-level input voltage	V _{IL} 2	CLK	-0.3		0.2×V _{CC}	V
BUSY pin high-level output voltage	В _О Н	With no load	V _{CC} -0.15		V _{CC}	V
BUSY pin low-level output voltage	B _O L	With no load	0		0.15	V
BUSY pin leakage current	BLK				1.0	μΑ
BUSY pin sink current	Blsk	BUSY pin voltage when BUSY is set low = 2.8V	1.5	2.2		mA
BUSY pin source current	Blso	BUSY pin voltage when BUSY is set high = 0V	1.5	2.2		mA
Low voltage detection voltage	Vres	V _{CC} voltage	1.8	2.0	2.2	V
Output block upper-side on resistance	RonP			0.8	1.5	Ω
Output block lower-side on resistance	RonN			0.6	1.2	Ω
Turn on time	TPLH	With no load *1			0.15	μS
Turn off time	TPHL	With no load *1			0.1	μS

*1 : Rising time from 10 to 90% and falling time from 90 to 10% are specified with regard to the OUT pin voltage.

Package Dimensions

unit : mm (typ)







Pin Assignment





A1:SCL A2:SDA A3:GND A4:OUT1 A5:RFG B1:CLK B2:(NC) B3:BUSY B4:VCC B5:OUT2

Block Diagram



Value of the resistor connected to the RFG pin

Inrush current flowing to the piezoelectric elements can be controlled in the LV8491CT by inserting a resistor between the RFG pin and GND potential.

Since the resistance affects the actuator operation, the constant must be determined in a range from 0 to 3.3Ω while monitoring the operation of the actuator.

Capacitor on the VCC line

Piezoelectric actuators are capacitive loads in electrical terms, and they operate units by charging and discharging the charges. Since the charge between the capacitor on the V_{CC} line and piezoelectric elements is transferred, the capacitor must be mounted near the V_{CC} pin. The capacitance of the capacitor required is determined by the capacitance of the piezoelectric element. A capacitance within a range that does not affect operation must be selected.

Serial Bus Communication Specifications

I²C serial transfer timing conditions



Standard mode

Parameter	symbol	Conditions	min	typ	max	unit
SCL clock frequency	fscl	SCL clock frequency	0		100	kHz
Data setup time	ts1	Setup time of SCL with respect to the falling edge of SDA	4.7			μs
	ts2	Setup time of SDA with respect to the rising edge of SCL	250			ns
	ts3	Setup time of SCL with respect to the rising edge of SDA	4.0			μs
Data hold time	th1	Hold time of SCL with respect to the rising edge of SDA	4.0			μs
	th2	Hold time of SDA with respect to the falling edge of SCL	0.06			μs
Pulse width	twL	SCL low period pulse width	4.7			μs
	twH	SCL high period pulse width	4.0			μs
Input waveform conditions	ton	SCL/SDA (input) rising time			1000	ns
	tof	SCL/SDA (input) falling time			300	ns
Bus free time	tbuf	Interval between stop condition and start condition	4.7			μs

High-speed mode

Parameter	Symbol	Conditions	min	typ	max	unit
SCL clock frequency	fscl	Clock frequency of SCL	0		400	kHz
Data setup time	ts1	Setup time of SCL with respect to the falling edge of SDA	0.6			μs
	ts2	Setup time of SDA with respect to the rising edge of SCL	100			ns
	ts3	Setup time of SCL with respect to the rising edge of SDA	0.6			μs
Data hold time	th1	Hold time of SCL with respect to the rising edge of SDA	0.6			μs
	th2	Hold time of SDA with respect to the falling edge of SCL	0.06			μs
Pulse width	twL	SCL low period pulse width	1.3			μs
	twH	SCL high period pulse width	0.6			μs
Input waveform conditions	ton	SCL/SDA (input) rise time			300	ns
	tof	SCL/SDA (input) fall time			300	ns
Bus free time	tbuf	Interval between the stop condition and the start condition	1.3			μs

I²C bus transfer method

Start and stop conditions

The I^2C bus requires that the state of SDA be preserved while SCL is high as shown in the timing diagram below during a data transfer operation.



When data is not being transferred, both SCL and SDA are in the high state. The start condition is generated and access is started when SDA is changed from high to low while SCL and SDA are high.

Conversely, the stop condition is generated and access is ended when SDA is changed from low to high while SCL is high.



Data transfer and acknowledgement response

After the start condition is generated, data is transferred one byte (8 bits) at a time. Any number of data bytes can be transferred consecutively.

An ACK signal is sent to the sending side from the receiving side every time 8 bits of data are transferred. The transmission of an ACK signal is performed by setting the receiving side SDA to low after SDA at the sending side is released immediately after the clock pulse of SCL bit 8 in the data transferred has fallen low.

After the receiving side has sent the ACK signal, if the next byte transfer operation is to receive only the byte, the receiving side releases SDA on the falling edge of the 9th clock of SCL.

There are no CE signals in the I^2C bus ; instead, a 7-bit slave address is assigned to each device, and the first byte of the transfer data is allocated to the 7-bit slave address and to the command (R/W) which specifies the direction of subsequent data transfer.

The READ function of the LV8491CT provides only the functionality to test the BUSY state.

7-bit address data is transferred sequentially starting at the MSB and the second and subsequent bytes are written if the state of the 8th bit is low and read if the state is high.

In the LV8491CT, the slave address is stipulated to be "1110010.".

WRITE mode timing



READ mode timing



Data transfer write format

The slave address and Write command must be allocated to the first byte and the register address in the serial map must be designated in the second byte.

For the third byte, data transfer is carried out to the address designated by the register address which is written in the second byte. Subsequently, if data continues, the register address value is automatically incremented for the fourth and subsequent bytes.

Thus, continuous data transfer starting at the designated address is made possible.

After the register address reaches 1Fh, the transfer address for the next byte is set to 00h.



S	1	1 1		0	1	0	0	Δ	0	0 0	0	0	0	1	0	Δ	Data 1	Δ	
•			Ŭ	Ŭ	•	Ŭ	Ŭ ▲	7.	Ŭ	0 0	Ŭ	Ŭ	Ŭ	•	•		Duiu		
		Cla		droo	_				Р	: - t - :				- 00I	•		Write data to address 02h		
		Sia	ve au	ares	S				R	egiste	add	less	seri	0 021	1	l	while data to address 02h		
						R/V	v = 0) wri	tten										
			Da	ita 2				А			Da	ita 3				A	Data 4	А	Р
	,	Write d	ata to	add	lress	s 03h	n		v	Vrite d	ata to	o ado	dress	04h			Write data to address 05h		
							-									•		-	
S	Sta	art con	dition				Ρ	Sto	ор со	nditio	۱			А		А	ACK signal		
		1							1										
		Maste	r side	trans	smiss	sion			Slav	ve side	trans	missi	on						
Dat		ad an		~															
Dai	a re		ampi	e		-										_	-		
S	1	1 1	0	0	1	0	1	A			D	ata				A			
							Ī										Ţ		
		Sla	ve ad	dres	S						Rea	d dat	a						
						R/W	= 1	read	1							No	otify end of read by not sending or	ut AC	K
0	<u>.</u>					j		<u>.</u>						•		<u> </u>			
S	Sta	art con	aition				Р	Sto	op co	nditioi	ו			А		A	ACK signal		
		Maste	r side	trans	smiss	sion			Slav	ve side	trans	missi	on						
		1					I												

Serial Map

			R	egister	Addres	SS						Da	ata			
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0	M/I			DR	VPULSE [6	: 0]		
0									0	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	1	GATE	×	ENIN	CKSEL	[1:0]	RET	[1 : 0]	INIT
1									0	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	0				RST	[7 : 0]			
2									0	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	1				GTAS	[7:0]			
3									0	0	0	0	0	0	0	0
	0	0	0	0	0	1	0	0			r	GTBR	[7:0]			
4									0	0	0	0	0	0	0	0
	0	0	0	0	0	1	0	1				GTBS	[7:0]			
5									0	0	0	0	0	0	0	0
	0	0	0	0	0	1	1	0			[STP	[7 : 0]	[
6									0	0	0	0	0	0	0	0
	0	0	0	0	0	1	1	1	×	×	×	×		INITMO	V [7 : 4]	
7									0	0	0	0	0	0	0	0
	0	0	0	0	1	0	0	0	×	×			NRPULS	E1 [5 : 0]	-	
8	0	0	0	0	4	0	0	4	0	0	0	0		0	0	0
0	0	0	0	0	1	0	0	1	×	×	0	0	NRP-A	([5:0]	0	0
9	0	0	0	0	1	0	1	0	0	0	0	0		0	0	0
10	0	0	0	0		0	1	0	×	×	0	0		0	0	0
10	0	0	0	0	1	0	1	1	0	0	0	0		0	0	0
11	0	0	0	0		U	'		^ 0	0	0	0	0	0	0	0
	0	0	0	0	1	1	0	0	×	×	Ŭ	Ŭ	NRP-F) [5 · 0]	0	0
12	Ū	Ũ	Ũ	Ũ			Ũ	Ŭ.	0	0	0	0	0	0	0	0
	0	0	0	0	1	1	0	1	×	×	-		NRPULS	E2 [5 : 0]	-	-
13																
	0	0	0	0	1	1	1	0	×	×			NRP-E	[5:0]		
14									0	0	0	0	0	0	0	0
	0	0	0	0	1	1	1	1	×	×			NRP-F	[5 : 0]		
15									0	0	0	0	0	0	0	0
	0	0	0	1	0	0	0	0	×	×			NRP-G	6 [5 : 0]		
16									0	0	0	0	0	0	0	0
	0	0	0	1	0	0	0	1	×	×			NRP-F	l [5 : 0]		
17									0	0	0	0	0	0	0	0
	0	0	0	1	0	0	1	0			r	NR1GTE	BR [7 : 0]			
18									0	0	0	0	0	0	0	0
	0	0	0	1	0	0	1	1				NR1GTE	3S [7 : 0]			
19									0	0	0	0	0	0	0	0
	0	0	0	1	0	1	0	0	0			NR2GTE	3R [7:0]	0	0	0
20	0	0	0	1	0	4	0	4	0	0	0	U ND2CT		0	0	0
21	U	0	0		0	1	U	1	0	0	0		0	0	0	0
21	0	0	0	1	0	1	1	0	0	0	0	NR3GTE		0	0	0
22	U							U.S.	0	0	0	0	0	0	0	0
	0	0	0	1	0	1	1	1		3	, v	NR3GTF	3S [7 : 0]	, v	,	,
23									0	0	0	0	0	0	0	0

Upper : Register name Lower : Default value

Continued on next page.

Contin	ued fro	om pre	ceding	page.															
			R	egister	Addres	SS						Da	ata						
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0			
	0	0	0	1	1	0	0	0				NR4GTE	BR [7 : 0]						
24									0	0	0	0	0	0	0	0			
	0	0	0	1	1	0	0	1	NR4GTBS [7 : 0]										
25									0 0 0 0 0 0 0 0										
	0	0	0	1	1	0	1	0				NR5GTE	BR [7 : 0]						
26									0	0	0	0	0	0	0	0			
	0	0	0	1	1	0	1	1				NR5GT	3S [7 : 0]						
27									0	0	0	0	0	0	0	0			
			READ) mode	only re	egister			BUSY	×	×	×	×	×	×	×			
28									0	0	0	0	0	0	0	0			

Upper : Register name Lower : Default value

NR drive pulse output

Rise operation



For example, when NRPULSE1 is set to 15, NRP-A to 3, NRP-B to 6, NRP-C to 9, and NRP-D to 12, one period of the NR start waveform (no GATE_B output) is output, followed by three periods of the NR1 waveform, three periods of the NR2 waveform, three periods of the NR3 waveform, three periods of the NR4 waveform, three periods of the NR5 waveform, and then STP x DRVPULSE periods of the steady-state waveform.

When NRPULSE1 is set to 0, no NR pulse is generated and the same output as the normal DRVPULSE input is generated. In addition, when NRP-A and NRP-B are set the same value, the NR2 waveform is not output, and the NR3 waveform is output following the NR1 waveform.

Fall operation



The fall waveforms are output in order from the NR5 waveform to the NR1 waveform. The switching timing is set in the same manner as that for rise operation.

NR drive waveform settings

The settings are the same as those for the normal drive waveform. Drive waveforms are generated using the same parameters as the normal waveform for RST and GTAS, and the NR waveform setting values for GTBR and GTBS.

Example: NR1 waveform



NR start waveform

NR waveform output control is as follows. When NRPULSE1 is set, a waveform without GATE_B output is output in the first rise period. After that the waveforms set by NR are output in order from NR1.

When there are no NR settings for rise operation (when NRPULSE = 0), the NR start waveform is not output. The same parameters as those of the normal waveform are referenced for RST and GTAS, and GTBR and GTBS are zero input waveforms.



reference point

Serial Mode Settings

0	0		0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0
č	i	D0 to	D6:	DRVP	ULSE	6:01	Ľ	L Č	L		20	20	2.	20		2.	
	-	Op	eratio	on cou	nt settin	g regis	ter. Spe	ecify a r	number	from 0	to 127						
		The	e nun	nber of	f cyclic	operati	ons det	ermine	d by <i< td=""><td>ORVPL</td><td>USE se</td><td>tting></td><td>× <stf< td=""><td>setting</td><td>g> are p</td><td>erform</td><td>ied.</td></stf<></td></i<>	ORVPL	USE se	tting>	× <stf< td=""><td>setting</td><td>g> are p</td><td>erform</td><td>ied.</td></stf<>	setting	g> are p	erform	ied.
		Ad	ditio	nal dat	a can be	e input	and dat	a is add	led up t	to the e	quivale	nt of to	tal of 5	12 puls	ses.		
		Ho	weve	r, whe	n the E	N pin i	s set lo	w or E	NIN is	set to (), the D	RVPU	LSE co	unter is	s in the	reset s	state, so
		DR	VPU	LSE in	nput is r	tot acce	epted.	יעמס.		:			101	TT and the		~ ~ ~ ~ ~ ~ ~	
		the	wav	eform	setting 1	register	s when	the AC	'ULSE 'K sign	al is ou	s recog	nized, a er a 00	h addre	ss instr	ut start	s accor	ung to
		the	wav		setting	egister	5 when	the ric	11 5151	ui 15 0 u	iput un	c i u 00	ii uuui e	55 msu	uetion.		
		D7	M/					Oper	ation d	irectior	n switch	ning					
		0	8					*Def	ault		Infi	nity di	stance of	directio	n		
		1	ma	cro							Ma	cro dire	ection				
	(Opera	tion	directi	on swite	ching re	egister								_		
		The	e ope	ration	count se	etting r	egister	is reset	when t	the regi	ster is s	witche	d. To s	top the	operati	on of t	he unit,
		SWI	tch t	he M/I	l registe	r and s	et DRV	PULS	\pm to 0 f	or inpu	it. This	registe	r is also	o used i	to set the	ne dire	ction of
		ope	allo	II whe		litalizai	ion seq	luence	is to be	periori	neu.						
1	0		0	0	0	0	0	0	1	D7	0	D5	D4	D3	D2	D1	D0
						1		1	1								
]	D0: R	egist	er for	selecting	g wheth	her the	initializ	ation se	equence	e is to b	e perfo	rmed w	hen the	e ENIN	input o	changes
	f	rom () to 1	•						-						-	•
		D0	INI	Т				Initia	lizatio	n to be	perforn	ned/not	to be p	erform	ed setti	ng	
		0	Init	ializatio	n to be pei	formed		*Def	ault								
		1	Init	ializatior	n not to be	performe	ed										
		D2		1 PI	ΞТ			Num	ber of i	initializ	ation se	nuence	swing	hack			
		0	(1 1	times			*Def	ault	muanz	ation se	quene	5 8 111 2	ouck			
		0	1	1	time			201									
		1	() 3	times												
		1	1	4	times												
		D4	D	3 CI	KSEL			Input	t clock	divisio	n ratio s	switchi	ng				
		0	() 1/	4			*Det	ault		1/4						
		0	1	1/	2						1/2	o from	an ar d		\ \		
		1	() 1							1 (n 1 (n	o frequ	lency d	ivision)		
		1	1	1							1 (1	io nequ	lency d	IVISION)		
$D5 \cdot F$	NIN	ENII	V reo	ister is	s used to	o start u	in IC ai	nd to gi	ve a tri	gger fo	r initial	operati	oniniti	alizatio	n		
DJ . L C		it ope	ratio	n of th	e IC is t	berform	ned only	v when	ENIN	is set to) 1.	operad	ommu	anzano	11.		
0	· · · ·	r			1			,									
		D7	GA	TE				Gate	mode	operatio	on						
		0	MC	DE1				*Def	ault	-	For	ward/re	everse/l	braking			
		1	MC	DE2							For	ward/re	everse/s	standby	7		

LV8491CT



The setting value range is handled as the data value plus 1.

When data is input in 8-bit units (0 to 255), it is handled as an STP period of 1 to 256.

7	0	0	0	0	0	1	1	1	0	0	0	0	D3	D2	D1	D0
INITM	IOV7 to) INITM	OV4 : S	sets the i	number	of swing	g back o	of the ini	tializati	on seque	ence to b	e perfo	rmed (1	6 to 256)). Defau	lt = 16
		D3	D2	D1	D0			INIT7 to 4	1		16 to 256	5				
		0	0	0	0			0			16					
		0	0	0	1			1			32					
		0	0	1	0			2			48					
		0	0	1	1			3			64					
		0	1	0	0			4			80					
		0	1	0	1			5			96					
		0	1	1	0			6			112					
		0	1	1	1			7			128					
		1	0	0	0			8			144					
		1	0	0	1			9			160					
		1	0	1	0			10			176					
		1	0	1	1			11			192					
		1	1	0	0			12			208					
		1	1	0	1			13			224					
		1	1	1	0			14			240					
		1	1	1	1			15			256					
8	0	0	0	0	1	0	0	0	0	0	D5	D4	D3	D2	D1	D0
	NR S T V F	PUL15 Specifie nultiple When so perform	to NR s the to drive v et to 0, ed.	PUL10 tal num wavefo NR dr	: 0 to 63 ober of 6 rms are ive way	3. Defat output f output veforms	ult = 0 periods contin s are n	of the uously ot outp	NR1 to during ut duri	NR5 d actuato ng rise	rive wa or opera operati	veform tion. on, and	ns durin d norma	g rise oj al outpu	peration It opera	n when ation is
9	0	0	0	0	1	0	0	1	0	0	D5	D4	D3	D2	D1	D0
	NR	P-A5 to	NRP-	A0: 0 t	o 63. D	efault =	= 0	I	1	I		<u> </u>				
] I	This reg t detern	ister sp nines th	ecifies ne numl	the firs per of N	t switch JR1 wa	ning tir veform	ning of 1 output	the rist t period	e NR dı ls durin	rive wa g rise c	veform operation	n. On.			
10	0	0	0	0	1	0	1	0	0	0	D5	D4	D3	D2	D1	D0
	NR	P-B5 to	NRP-	B0: 0 to	o 63. De	efault =	0									
]]	This reg The NR	ister sp 2 wave	ecifies form is	the sec output	ond sw for a n	itching umber	timing of perio	of the ods equ	rise NF al to th	R drive e differ	wavefor ence b	orm. etween	NRP-A	and N	RP-B.
11	0	0	0	0	1	0	1	1	0	0	D5	D4	D3	D2	D1	D0
	NR	P-C5 to	NRP-	C0: 0 to	o 63. De	efault =	: 0	1	1	1				·		

This register specifies the third switching timing of the rise NR drive waveform.

The NR3 waveform is output for a number of periods equal to the difference between NRP-B and NRP-C.

12	0	0	0	0	1	1	0	0	0	0	D5	D4	D3	D2	D1	D0
	NR	P-D5 to	NRP-	D0: 0 t	0 63. D	efault =	= 0	1								
	T	his reg	ister sn	ecifies	the fou	rth swi	tching	timing	of the r	ise NR	drive v	vavefor	m.			
	Γ	he NR	4 wave	form is	output	for a n	umber	of peri	ods eau	al to th	e diffe	rence b	etween	NRP-0	C and N	IRP-D.
	a	nd the	NR5 v	vavefor	m is o	utput f	or a nu	imber of	of perio	ds equ	al to th	ne diffe	erence	between	n NRP	-D and
	Ν	RPUL	1.			1			1							
When	setting	the rise	NR dri	ve wav	veforms	s, the se	etting va	alues sh	ould in	princi	ple satis	sfy the	followi	ng rela	tionshij	р.
NRI	$P - A \le N$	RP-B s	≤ NRP-	$C \le NF$	RP-D											
(When	this rel	ationsh	ip is no	ot satisf	ïed, un	intende	d drive	wavefo	orms m	ay be o	utput. I	Howeve	er, this	will not	t result	in IC
breakd	owns o	r other	damage	e.)												
40	0	0	0	0			0	4	0	0	Dr	D 4	Da	DO	D 4	Do
13								I	0	0	D5	D4	D3	DZ	DI	DU
	NK	PUL25	to NRI	PUL20	0 to 6.	3. Defa	ult $= 0$	of the l	ND5 to	ND1 de		voform	durin	r fall or	oration	whon
	3 11	oultiple	s the to	tai nun	rms are	output	contin	or the r	during	INKI (II actuato	r opera	tion	s during	g tan op	beration	i, when
	T V	When se	$r_{\rm off}$	NR dri	ve wav	ouipui eforms	are not		during	fall on	eration	and or	peration	stons		
	•	v nen sv		i vit uii	ve wav	cioinis	are not	ouipui	uunng	iun op	cration	, and of	ciulioi	i stops.		
14	0	0	0	0	1	1	1	0	0	0	D5	D4	D3	D2	D1	D0
	NR	P-E5 to	NRP-I	E0∙ 0 to	063 De	efault =	0									
	I	This reg	ister sp	ecifies	the firs	t switc	, hing tir	ning of	the fall	NR dr	ive way	veform.				
	I	t detern	nines th	e num	ber of N	NR5 wa	veform	output	period	s durin	g fall o	peration	n.			
								-	-		-	-				
15	0	0	0	0	1	1	1	1	0	0	D5	D4	D3	D2	D1	D0
	NR	P-F5 to	NRP-F	F0: 0 to	63. De	fault =	0						-			
	Т	This reg	ister sp	ecifies	the sec	ond sw	itching	timing	of the	fall NR	drive v	wavefo	rm.			
	Т	The NR	4 wave	form is	output	for a n	umber	of perio	ods equ	al to th	e differ	ence be	etween	NRP-E	and N	RP-F.
			1		1	1	1	1								
16	0	0	0	1	0	0	0	0	0	0	D5	D4	D3	D2	D1	D0
	NR	P-G5 to	NRP-	G0: 0 t	o 63. D	efault =	= 0									
	Т	his reg	ister sp	ecifies	the thin	d swite	ching ti	ming of	f the fal	1 NR d	rive wa	veform	l.			
	T	The NR	3 wave	form is	output	for a n	umber	of perio	ods equ	al to th	e differ	ence be	etween	NRP-F	and NI	RP-G.
47	0	0	0	4	0	0	0	4	0	0	Dr	D 4	Da	DO	D 4	Da
17				1	0	0	0	1	0	0	D5	D4	D3	D2	D1	DU
	NR	P-H5 to	NRP-	H0: 0 t	0 63. D	efault =	= 0		. (.1 (. 11 N/D	1.	C				
	l r	his reg	ister sp	ecifies	the fou	rth SW1	tching	timing of nori	of the f	all NK	drive w	avefor	m.	NDD (T and N	וו ממו
	1	nd the	Z wave	IOIIII IS	m is o	utput f	or a pr	or perio	ous equ		al to the	nence o	ronco	NKP-(J and N	KP-П, U and
	a N		2	vaveioi	15 0	աւթաւ 1	or a fil	innoer (n peno	us equ	ai i0 li		Jence	JEIWEE	u inkr	
	1															

When setting the fall NR drive waveforms, the setting values should in principle satisfy the following relationship. NRP-E \leq NRP-F \leq NRP-G \leq NRP-H

(When this relationship is not satisfied, unintended drive waveforms may be output. However, this will not result in IC breakdowns or other damage.)

18	0	0	0	1	0	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0
	NR	1GTBR	7 to N	R1GTF	3R0: 0 t	0 255.	Defaul	t = 0								
	(GATE I	B pulse	reset v	alue for	r NR1	wavefo	rm								
		_	1													
19	0	0	0	1	0	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0
	NR	1GTBS	7 to N	R1GTE	SO: 0 to	o 255. l	Default	= 0								
	C	GATE_I	3 pulse	set val	ue for l	NR1 wa	aveforn	1								
20	0	0	0	1	0	1	0	0	D7	D6	D5	D4	D3	D2	D1	D0
	NR	2GTBR	7 to N	R2GTE	3R0: 0 t	to 255.	Defaul	t = 0								
	C	GATE_I	3 pulse	reset v	alue for	r NR2	wavefo	rm								
								1								
21	0	0	0	1	0	1	0	1	D7	D6	D5	D4	D3	D2	D1	D0
	NR.	2GTBS	7 to N	R2GTE	SO: 0 to	o 255. l	Default	= 0								
	C	GATE_I	B pulse	set val	ue for l	NR2 wa	aveforn	1								
				1												
22	0	0	0	1	0	1	1	0	D7	D6	D5	D4	D3	D2	D1	D0
	NR	3GTBR	R7 to N	R3GTE	3R0: 0 t	io 255.	Defaul	t = 0								
	C	JATE_I	3 pulse	reset v	alue for	r NR3 y	wavefo	rm								
			-							2.0			5.0	2.0	5.4	
23	0	0	0	1	0	1	1	1	D7	D6	D5	D4	D3	D2	D1	D0
	NR.	3GTBS	7 to N	R3GTE	SO: 0 to	0 255. I	Default	=0								
	C	JAIE_I	3 puise	set val	ue for f	NK3 Wa	aveform	1								
24	0	0	0	1	1	0	0	0	DZ	D6	D5	D4	D3	D2	D1	DO
24	ND		7 to N			0 255	Defeul	t = 0	DI	DU	5	D4	00	DZ	ы	DU
		ATE I	R nulse	reset v	alue fo	.0 255. r NR4 y	Defaul	t – 0 rm								
		J/ 11 L_1	J puise	leset v	and 10	1 1 11 1	wavero	1111								
25	0	0	0	1	1	0	0	1	D7	D6	D5	D4	D3	D2	D1	D0
	NR	4GTBS	7 to N	R4GTF	S0: 0 to	0.255.	Default	= 0								
	(GATE I	B pulse	set val	ue for l	NR4 wa	aveforn	1								
		_	r													
26	0	0	0	1	1	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0
	NR	5GTBR	7 to N	R5GTE	3R0: 0 t	to 255.	Defaul	t = 0	<u> </u>							
	C	GATE_I	3 pulse	reset v	alue for	r NR5 v	wavefo	rm								
			1													
27	0	0	0	1	1	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0
	NR:	5GTBS	7 to N	R5GTE	SO: 0 to	o 255. l	Default	= 0								
	C	GATE_I	3 pulse	set val	ue for l	NR5 wa	aveforn	1								
														1		ı
28			1	No registe	er address	6			D7	0	0	0	0	0	0	0

READ only register line.

D7 : BUSY register Set to 1 when the IC is performing the output operation. Set to 0 when the IC stops the output operation.

Functional Description

1 period :

One period of OUT waveform operation is equivalent to one output operation.



Initialization sequence (on or off and direction can be set by I^2C) :

This is an internal sequence in which the actuator is moved to the initial position when the IC is started up. Switching the value of ENIN register from 0 to 1 starts the IC.

The presence or absence of the initialization operation can be set using the initialization mode select register (INIT). If the initialization operation is specified, the direction of the initialization sequence can be set using the M/I register.

- M/I register = 0 : Initialization processing in infinity direction The IC performs the number of operations determined by STP setting period × INIT setting times in the infinite direction, then waits for the period equivalent to STP setting period × 4 times, and performs the number of swing back operations equal to STP setting period × RET setting times in the macro direction.
- M/I register = 1 : Auto macro operation in macro direction

The IC performs the number of operations determined by STP setting period \times INIT setting times in the macro direction, then waits for the period equivalent to STP setting periods \times 4, and performs the number of swing back operations equal to STP period setting period \times RET setting times in the infinity direction.

CLK input :

The input pin for the external CLK input that provides the reference time for generating drive waveforms. The frequency division ratio for I^2C communication can be selected from 1/4, 1/2, and 1/1.

Drive waveforms are generated by counting this frequency-divided clk pulses as the basic count unit.

The LV8491CT supports frequency range of 10MHz to 60MHz depending on the frequency division ratio and counter settings.

Register setting sequence example

(1) Apply V_{CC}.

- (2) Set up the register address 0x01 to 0x07 (setting up waveform and drive conditions)
- (3) Set the ENIN register to 1 (initialization startup when the initialization sequence is enabled, or IC startup).
- (4) AF operation starts (actuator operation instruction) according to the M/I and DRVPULSE settings.

I²C communication during output operation

I²C communication is possible to all registers during IC operation (during OUT output or when BUSY is high). However, note that when drive waveform settings are changed during actuator or other operation, unintended waveforms may be output.

Actuator drive waveform settings :

Configuration of piezoelectric actuator drive waveform



Drive parameter settings



The drive waveforms are set using four parameters: RST, GTAS, GTBR and GTBS.

- RST : Parameter determines the period, and sets the reference clock pulse count minus 1.
- GTAS : Parameter determines the time taken for the gate signal A to the falling edge from the reference point. Since the signal raises after two clock pulses from the reference, the Ta reference clock cycle count plus 1 is set.
- GTBR : Parameter determines the time taken for the gate signal B to the rising edge from the reference point. It sets the value obtained by adding the reference clock pulse count during the time from GTAS to "off."
- GTBS : Parameter determines the time taken for the gate signal B to the falling ewdge from the reference point. It sets the value obtained by adding the reference clock pulse count during the time from GTBR to "Tb."

[Example of settings] When setting reference clock to 10MHz, period to 13µs, Ta to 2.0µs, off to 0.3µs, and Tb to 3.0µs Since the reference clock time is 0.1µs :

The period is 130 clks. \rightarrow Specify 129 (RST value of 130 -1). Ta is 20 clks. \rightarrow Specify 21 (GTAS value of 20 + 1). off is 3 clks. \rightarrow Specify 24 (GTBR value of 21 + 3). Tb is 30 clks. \rightarrow Specify 54 (GTBS value of 24 + 30).

Timing charts

Enlarged view of the sequence of output signals



Sequence of initial setting operation ("on" or "off" can be set by the serial settings.) When M/I register = $00 \rightarrow$ Movement toward infinity position







8491CT





OUT2 OUT1 OUT2 OUT1 Reverse –|€off on **≫**⊩ –ll←on Forward Reverse 1 period Forward Forward GATE MODE2 : Forward, Wait, Reverse –|∋ off off ⊣⊢ ⊣⊨>off off 곡⊢ OUT1 OUT1 OUT2 OUT1 Wait Wait –l, ⊂off l∈on on -OUT2 Braking Wait

Reverse

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

OUT2

OUT2

off→

off∋⊢