


### General Description

The ICS8440258-46 is an 8 output synthesizer optimized to generate Ethernet clocks. Using a 25MHz, 18pF parallel resonant crystal, the device will generate both 125MHz and 25MHz clocks with mixed LVDS and LVCMOS/LVTTL output logic. The ICS8440258-46 uses IDT's 3<sup>RD</sup> generation low phase noise VCO technology and can achieve <1ps typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS8440258-46 is packaged in a small, 5mm x 5mm VFQFN package.

### Pin Assignment




**ICS8440258-46**  
**32-Lead VFQFN**  
**5mm x 5mm x 0.925mm**  
**package body**  
**K Package**  
**Top View**

### Features

- Four differential LVDS outputs at 125MHz  
 Two LVCMOS/LVTTL single-ended outputs at 125MHz  
 Two LVCMOS/LVTTL single-ended outputs at 25MHz
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- VCO range: 490MHz - 680MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.34ps (typical)
- Full 2.5V supply mode
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

### Block Diagram



The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

**Table 1. Pin Descriptions**

Number	Name	Type		Description
1, 2	Q0, nQ0	Output		Differential clock outputs. LVDS interface levels.
3, 12, 16, 17, 21	GND	Power		Power supply ground.
4, 5	Q1, nQ1	Output		Differential clock outputs. LVDS interface levels.
6, 11, 27	V <sub>DD</sub>	Power		Core supply pins.
7, 8	Q2, nQ2	Output		Differential clock outputs. LVDS interface levels.
9, 10	Q3, nQ3	Output		Differential clock outputs. LVDS interface levels.
13, 15, 18, 20	Q4, Q5, Q6, Q7	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
14	V <sub>DDO1</sub>	Power		Output supply pin for Q4 and Q5 LVCMOS outputs.
19	V <sub>DDO2</sub>	Power		Output supply pin for Q6 and Q7 LVCMOS outputs.
22, 23, 24	nc	Unused		No connect.
25	V <sub>DDA</sub>	Power		Analog supply pin.
26	nPLL_SEL	Input	Pulldown	PLL Bypass. When LOW, the output is driven from the VCO output. When HIGH, the PLL is bypassed and the output frequency = reference clock frequency/N output divider. LVCMOS/LVTTL interface levels.
28	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
29	REF_CLK	Input	Pulldown	Single-ended reference clock input. LVCMOS/LVTTL interface levels.
30	nXTAL_SEL	Input	Pulldown	Selects between the crystal or REF_CLK inputs as the PLL reference source. When HIGH, selects REF_CLK. When LOW, selects XTAL inputs. LVCMOS/LVTTL interface levels.
31, 32	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_OUT is the output, XTAL_IN is the input.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

**Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	V <sub>DDO1</sub> , V <sub>DDO2</sub> = 2.625V		8		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>OUT</sub>	Output Impedance	Q[4:7]	V <sub>DDO1</sub> , V <sub>DDO2</sub> = 2.5V	22		Ω

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, $V_{DD}$	4.6V
Inputs, $V_I$	-0.5V to $V_{DD} + 0.5V$
Outputs, $I_O$ (LVCMOS)	-0.5V to $V_{DDOX} + 0.5V$
Outputs, $I_O$ (LVDS) Continuous Current Surge Current	10mA 15mA
Operating Temperature Range, $T_A$	0°C to +70°C
Package Thermal Impedance, $\theta_{JA}$	33.1°C/W (0 mps)
Storage Temperature, $T_{STG}$	-65°C to 150°C

## DC Electrical Characteristics

**Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO1} = V_{DDO2} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		2.375	2.5	2.625	V
$V_{DDA}$	Analog Supply Voltage		$V_{DD} - 0.13$	2.5	$V_{DD}$	V
$V_{DDO1}, V_{DDO2}$	Output Supply Voltage		2.375	2.5	2.625	V
$I_{DD} + I_{DDO1} + I_{DDO2}$	Power Supply Current			170		mA
$I_{DDA}$	Analog Supply Current			13		mA

**Table 3B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDO1} = V_{DDO2} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage		1.7		$V_{DD} + 0.3$	V
$V_{IL}$	Input Low Voltage		-0.3		0.7	V
$I_{IH}$	Input High Current	nXTAL_SEL, MR, REF_CLK, nPLL_SEL $V_{DD} = V_{IN} = 2.625V$			150	$\mu A$
$I_{IL}$	Input Low Current	nXTAL_SEL, MR, REF_CLK, nPLL_SEL $V_{DD} = 2.625V, V_{IN} = 0V$			-5	$\mu A$
$V_{OH}$	Output High Voltage; NOTE 1	Q[4:7] $V_{DDO1}, V_{DDO2} = 2.5V \pm 5\%$	1.8			V
$V_{OL}$	Output Low Voltage; NOTE 1	Q[4:7] $V_{DDO1}, V_{DDO2} = 2.5V \pm 5\%$			0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDOX}/2$ . See Parameter Measurement Information, *Output Load Test Circuit diagram*.

**Table 3C. LVDS DC Characteristics,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{OD}$	Differential Output Voltage			390		mV
$\Delta V_{OD}$	$V_{OD}$ Magnitude Change			50		mV
$V_{OS}$	Offset Voltage			1.25		V
$\Delta V_{OS}$	$V_{OS}$ Magnitude Change			50		mV

**Table 4. Crystal Characteristics**

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamental		
Frequency			25		MHz
Equivalent Series Resistance				50	$\Omega$
Shunt Capacitance				7	pF
Drive Level				1	mW

## AC Electrical Characteristics

**Table 5. AC Characteristics,  $V_{DD} = V_{DDO1} = V_{DDO2} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  to  $70^\circ C$** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{OUT}$	Output Frequency	Q[0:3], nQ[0:3]		125		MHz
		Q4, Q5		125		MHz
		Q6, Q7		25		MHz
$t_{sk(o)}$	Output Skew; NOTE 2	Q[0:3], nQ[0:3]; NOTE 1A		50		ps
		Q[4:7]; NOTE 1B		50		ps
$f_{jit}(\emptyset)$	RMS Phase Noise Jitter (Random); NOTE 3	Q[0:3], nQ[0:3]	125MHz, Integration Range: 1.875MHz - 20MHz	0.34		ps
		Q4, Q5	125MHz, Integration Range: 1.875MHz - 20MHz	0.37		ps
$t_R / t_F$	Output Rise/Fall Time	Q[0:3], nQ[0:3]	20% to 80%	480		ps
		Q[4:7]	20% to 80%	1.4		ns
odc	Output Duty Cycle	Q[0:3], nQ[0:3]		50		%
		Q[4:7]		50		%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1A: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

NOTE 1B: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at  $V_{DDOX}/2$ .


NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 3: Refer to Phase Noise Plots.


### Typical Phase Noise at 125MHz (LVCMOS)




### Typical Phase Noise at 125MHz (LVDS)




### Parameter Measurement Information




2.5V LVDS Output Load AC Test Circuit




2.5V LVC MOS Output Load AC Test Circuit




LVDS Output Skew



LVC MOS Output Skew




LVC MOS Output Rise/Fall Time




LVDS Output Rise/Fall Time


### Parameter Measurement Information, continued




**LVDS Output Duty Cycle/Pulse Width/Period**




**LVCMOS Output Duty Cycle/Pulse Width/Period**



**RMS Phase Jitter**



**Offset Voltage Setup**



**Differential Output Duty Cycle/Pulse Width/Period**



## Applications Information

### Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS8440258-46 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{DD}$ ,  $V_{DDA}$ ,  $V_{DDO1}$  and  $V_{DDO2}$  should be individually connected to the power supply plane through vias, and  $0.01\mu\text{F}$  bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic  $V_{DD}$  pin and also shows that  $V_{DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu\text{F}$  bypass capacitor be connected to the  $V_{DDA}$  pin.




Figure 1. Power Supply Filtering

### Recommendations for Unused Input and Output Pins

#### Inputs:

##### Crystal Inputs

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1\text{k}\Omega$  resistor can be tied from XTAL\_IN to ground.

##### REF\_CLK Input

For applications not requiring the use of a reference clock input, it can be left floating. Though not required, but for additional protection, a  $1\text{k}\Omega$  resistor can be tied from the REF\_CLK input to ground.

##### LVCMOS Control Pins

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A  $1\text{k}\Omega$  resistor can be used.

#### Outputs:

##### LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating, there should be no trace attached.


##### LVCMOS Outputs

All unused LVCMOS output can be left floating. There should be no trace attached.

## Crystal Input Interface

The ICS8440258-46 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




**Figure 2. Crystal Input Interface**


## Overdriving the XTAL Interface

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3A*. The XTAL\_OUT pin can be left floating. The maximum amplitude of the input signal should not exceed 2V and the input edge rate can be as slow as 10ns. This configuration requires that the output impedance of the driver ( $R_o$ ) plus the series resistance ( $R_s$ ) equals the transmission line impedance. In addition,

matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω. This can also be accomplished by removing R1 and making R2 50Ω. By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.



**Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface**




**Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface**

## LVDS Driver Termination

A general LVDS interface is shown in *Figure 4*. Standard termination for LVDS type output structure requires both a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission line environment. In order to avoid any transmission line reflection issues, the  $100\Omega$  resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard

termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the input receivers amplitude and common mode input range should be verified for compatibility with the output.




**Figure 4. Typical LVDS Driver Termination**

## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor’s Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.



**Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)**

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8440258-46. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS8440258-46 is the sum of the core power plus the analog plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 2.5V + 5\% = 2.625V$ , which gives worst case results.

#### Core and LVDS Output Power Dissipation

- Power (core, LVDS) =  $V_{DD\_MAX} * (I_{DD} + I_{DDO1} + I_{DDO2} + I_{DDA}) = 2.625V * (170mA + 13mA) = \mathbf{480.4mW}$

#### LVCMOS Output Power Dissipation

- Output Impedance  $R_{OUT}$  Power Dissipation due to Loading  $50\Omega$  to  $V_{DDO}/2$   
Output Current  $I_{OUT} = V_{DDOX\_MAX} / [2 * (50\Omega + R_{OUT})] = 2.625V / [2 * (50\Omega + 12\Omega)] = \mathbf{21.2mA}$
- Power Dissipation on the  $R_{OUT}$  per LVCMOS output  
Power ( $R_{OUT}$ ) =  $R_{OUT} * (I_{OUT})^2 = 12\Omega * (21.2mA)^2 = \mathbf{5.4mW}$  per output
- Total Power Dissipation on the  $R_{OUT}$   
Total Power ( $R_{OUT}$ ) =  $5.4mW * 4 = \mathbf{21.6mW}$
- Dynamic Power Dissipation at 125MHz  
Power (125MHz) =  $C_{PD} * Frequency * (V_{DDOX})^2 = 8pF * 125MHz * (2.625V)^2 = \mathbf{6.9mW}$  per output  
Total Power (125MHz) =  $6.9mW * 2 = \mathbf{13.8mW}$
- Dynamic Power Dissipation at 25MHz  
Power (25MHz) =  $C_{PD} * Frequency * (V_{DDOX})^2 = 8pF * 25MHz * (2.625V)^2 = \mathbf{1.4mW}$  per output  
Total Power (25MHz) =  $1.4mW * 2 = \mathbf{2.8mW}$

#### Total Power Dissipation

- Total Power**  
= Power (core, LVDS) + Total Power ( $R_{OUT}$ ) + Total Power (125MHz) + Total Power (25MHz)  
=  $480.4mW + 21.6mW + 13.8mW + 2.8mW$   
=  $\mathbf{518.6mW}$

## 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_j$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd\_total + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd\_total$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33.1°C/W per Table 6 below.

Therefore,  $T_j$  for an ambient temperature of 70°C with all outputs switching is:

$$70^\circ\text{C} + 0.519\text{W} * 33.1^\circ\text{C/W} = 87.2^\circ\text{C}. \text{ This is below the limit of } 125^\circ\text{C}.$$

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

**Table 6. Thermal Resistance  $\theta_{JA}$  for 32 Lead VFQFN, Forced Convection**

$\theta_{JA}$ Vs. Air Flow			
Meters per Second	0	1	3
Multi-Layer PCB, JEDEC Standard Test Boards	33.1°C/W	28.1°C/W	25.4°C/W

## Reliability Information

Table 7.  $\theta_{JA}$  vs. Air Flow Table for a 32 Lead VFQFN





$\theta_{JA}$ vs. Air Flow			
Meters per Second	0	1	3
Multi-Layer PCB, JEDEC Standard Test Boards	33.1°C/W	28.1°C/W	25.4°C/W

## Transistor Count

The transistor count for ICS8440258-46 is: 2589

## Package Outline and Package Dimensions

### Package Outline - K Suffix for 32 Lead VFQFN



There are 3 methods of indicating pin 1 corner at the back of the VFQFN package are:

1. Type A: Chamfer on the paddle (near pin 1)
2. Type B: Dummy pad between pin 1 and N.
3. Type C: Mouse bite on the paddle (near pin 1)

**Table 8. Package Dimensions**

JEDEC Variation: VHHD-2/-4			
All Dimensions in Millimeters			
Symbol	Minimum	Nominal	Maximum
N	32		
A	0.80		1.00
A1	0		0.05
A3	0.25 Ref.		
b	0.18	0.25	0.30
$N_D \& N_E$	8		
D & E	5.00 Basic		
D2 & E2	3.0		3.3
e	0.50 Basic		
L	0.30	0.40	0.50

Reference Document: JEDEC Publication 95, MO-220

The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 8.



## Ordering Information

**Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8440258AK-46	ICS40258A46	32 Lead VFQFN	Tray	0°C to 70°C
8440258AK-46T	ICS40258A46	32 Lead VFQFN	2500 Tape & Reel	0°C to 70°C
8440258AK-46LF	ICS0258A46L	"Lead-Free" 32 Lead VFQFN	Tray	0°C to 70°C
8440258AK-46LFT	ICS0258A46L	"Lead-Free" 32 Lead VFQFN	2500 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

## We've Got Your Timing Solution



6024 Silver Creek Valley Road  
San Jose, California 95138

**Sales**  
800-345-7015 (inside USA)  
+408-284-8200 (outside USA)  
Fax: 408-284-2775  
[www.IDT.com/go/contactIDT](http://www.IDT.com/go/contactIDT)

**Technical Support**  
[netcom@idt.com](mailto:netcom@idt.com)  
+480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2010. All rights reserved.