STW48N60M2



N-channel 600 V, 0.06 Ω typ., 42 A MDmesh™ M2 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @ T _{Jmax} .	R _{DS(on)} max.	ΙD
STW48N60M2	650 V	0.07 Ω	42 A

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STW48N60M2	48N60M2	TO-247	Tube

Contents STW48N60M2

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11

STW48N60M2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _G s	Gate-source voltage	± 25	V
I _D	Drain current (continuous) at T _C = 25 °C	42	Α
ΙD	Drain current (continuous) at T _C = 100 °C	26	Α
I _{DM} (1)	Drain current (pulsed)	168	Α
P _{TOT}	Total dissipation at T _C = 25 °C	300	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	- 55 to 150	°C
Tj	Operating junction temperature range	- 55 (0 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max.	0.42	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max.		°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax.})	7	А
Eas	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR} ; V_{DD} = 50 V)	1	J

 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 42$ A, di/dt ≤ 400 A/ μ s; $V_{DS(peak)} < V_{(BR)DSS}, \ V_{DD} = 400 \ V$

 $^{^{(3)}}V_{DS} \le 480 \ V$

Electrical characteristics STW48N60M2

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 5: On /off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0$, $I_D = 1$ mA	600			V
	Zoro goto voltago	V _{GS} = 0, V _{DS} = 600 V			1	μΑ
I _{DSS}	Zero-gate voltage drain current	$V_{GS} = 0$, $V_{DS} = 600 \text{ V}$, $T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	$V_{DS} = 0$, $V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 21 A		0.06	0.07	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
Ciss	Input capacitance		-	3060	•	pF
Coss	Output capacitance	$V_{GS} = 0$, $V_{DS} = 100 \text{ V}$, $f = 1 \text{ MHz}$	-	143	ı	pF
C _{rss}	Reverse transfer capacitance	V65 = 0, V55 = 100 V, 1 = 1 Will 12	-	4.3	ı	pF
Coss	Equivalent output capacitance	$V_{GS} = 0$, $V_{DS} = 0$ to 480 V	-	630	1	pF
R _G	Intrinsic gate resistance	f = 1 MHz, I _D = 0	-	4.6	ı	Ω
Q_g	Total gate charge	V _{DD} = 480 V, I _D = 42 A,	-	70	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V	-	10.5	1	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	31	-	nC

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 21 \text{ A},$	-	18.5	-	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	17	-	ns
t _{d(off)}	Turn-off-delay time	(see Figure 14: "Test circuit for resistive load switching times" and	1	13	ı	ns
t _f	Fall time	Figure 19: "Switching time waveform")	-	119	-	ns

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		42	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		168	Α
V _{SD} ⁽²⁾	Forward on voltage	V _G S = 0, I _{SD} = 21 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 42 A, di/dt = 100 A/µs	1	487		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 17: "Unclamped inductive load test	-	9.1		μC
I _{RRM}	Reverse recovery current	circuit")		37.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 42 A, di/dt = 100 A/µs		605		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see <i>Figure 17: "Unclamped inductive</i>		12.5		μC
I _{RRM}	Reverse recovery current	load test circuit")	-	41.5		Α

Notes:

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%.

2.1 Electrical characteristics (curves)









Figure 4: Output characteristics GADG190120170825OCH **I**_D (Α) $V_{GS} = 8, 9, 10 V$ 120 7 V 100 6 V 80 60 5 V 40 20 4 V 20 12 16 $\overline{V}_{DS}(V)$








STW48N60M2 Electrical characteristics


Figure 8: Capacitance variations C (pF) GADG190120170824CVR 10⁴ C_{ISS} 10³ C_{oss} 10² f=1 MHz 10 C_{RSS} 10 ⁰ 10 ° 10 ² $\overline{\mathsf{V}}_{\mathsf{DS}}(\mathsf{V})$ 10 10 ¹


Figure 9: Output capacitance stored energy

Eoss GADG190120170827EOS
(µJ)
20
16
12
8
4
0 100 200 300 400 500 600 V_{DS} (V)

Figure 10: Normalized gate threshold voltage vs temperature $V_{GS(th)}$ $I_{CS(th)}$ $I_{CS(th)$







Test circuits STW48N60M2

3 Test circuits

Figure 14: Test circuit for resistive load




Figure 15: Test circuit for gate charge behavior




Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



STW48N60M2 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 TO-247 package information

HEAT-SINK PLANE S øR Ľ2 *b1 b2* BACK VIEW 0075325_8

Figure 20: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim	•	mm	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW48N60M2 Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
09-Jun-2014	1	First release.
01-Sep-2014	2	Document status promoted from preliminary to production data. Added Section 2.1: "Electrical characteristics curves". Minor text changes.
19-Jan-2017	3	Updated Table 2: "Absolute maximum ratings", Table 4: "Avalanche characteristics", Table 5: "On /off-states" and Table 7: "Switching times". Updated Section 2.1: "Electrical characteristics (curves)".

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

