

**3.3V Low Skew 1-to-4, 800MHz,
Differential to LVDS Fanout Buffer**


Features

- Maximum operation frequency: 800 MHz
- 4 pair of differential LVDS outputs
- Selectable differential CLK and PCLK inputs
- CLK, nCLK pair accepts LVDS, LVPECL, L VHSTL, SSTL and HCSL input level
- PCLK, nPCLK pair supports LVPECL, CML and SSTL input level
- Output Skew: 40ps (maximum)
- Part-to-part skew: 300ps (maximum)
- Propagation delay: 2.2ns (maximum)
- 3.3V power supply
- Pin-to-pin compatible to ICS8543
- Operating Temperature: -40°C to 85°C
- Packaging (Pb-free & Green):
-20-pin TSSOP (L)


Description

The PI6C48543 is a high-performance low-skew LVDS fanout buffer. PI6C48543 features two selectable differential inputs and translates to four LVDS outputs. The inputs can also be configured to single-ended with external resistor bias circuit. The CLK input accepts LPECL or LVDS or L VHSTL or SSTL or HCSL signals, and PCLK input accepts LVPECL or SSTL or CML signals. The outputs are synchronized with input clock during asynchronous assertion/deassertion of CLK_EN pin. PI6C48543 is ideal for differential to LVDS translations and/or LVDS clock distribution. Typical clock translation and distribution applications are data-communications and telecommunications.

Block Diagram



Pin Diagram



Pin Description

Name	Pin #	Type	Description
GND	1, 9, 13	P	Connect to Ground
CLK_EN	2	I_PU	Synchronized clock enable. When high, clock outputs follow clock input. When low, Q_x outputs are forced low, nQ_x outputs are forced high. LVCMOS/LVTTL level with $80\text{k}\Omega$ pull up.
CLK_SEL	3	I_PD	Clock select input. When high, selects CLK ₁ input. When low, selects CLK ₀ input. LVCMOS/LVTTL level with $80\text{k}\Omega$ pull down.
CLK	4	I_PD	Non-inverting differential clock input
$nCLK$	5	I_PU	Inverting differential clock input
PCLK	6	I_PD	Non-inverting differential clock input
$nPCLK$	7	I_PU	Inverting differential clock input
OE	8	I_PU	Output Enable, Controls outputs Q ₀ , nQ_0 through Q ₃ , nQ_3
VCC	10, 18	P	Connect to 3.3V.
Q ₃ , nQ_3	11, 12	O	Differential output pair, LVDS interface level.
Q ₂ , nQ_2	14, 15	O	Differential output pair, LVDS interface level.
Q ₁ , nQ_1	16, 17	O	Differential output pair, LVDS interface level.
Q ₀ , nQ	19, 20	O	Differential output pair, LVDS interface level.

Notes:

1. I = Input, O = Output, P = Power supply connection, I_PD = Input with pull down, I_PU = Input with pull up

Pin Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
C_{IN}	Input Capacitance			6		pF
R_pullup	Input Pullup Resistance			80		$\text{k}\Omega$
R_pulldown	Input Pulldown Resistance			80		


Control Input Function Table

Inputs				Outputs	
OE	CLK_EN	CLK_SEL	Selected Source	Q ₀ :Q ₃	$nQ_0:nQ_3$
1	0	0	CLK, $nCLK$	Diasbled: Low	Diasbled: High
1	0	1	PCLK, $nPCLK$	Disabled: Low	Disabled: High
1	1	0	CLK, $nCLK$	Enabled	Enabled
1	1	1	PCLK, $nPCLK$	Enabled	Enabled
0	x	x		Hi-Z	Hi-Z

Notes:

1. After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show below.

Figure 1. CLK_EN Timing Diagram



Clock Input Function Table (See Figure 2)

Inputs		Outputs		Input to Output Mode	Polarity
CLK or PCLK	nCLK or nPCLK	Q ₀ :Q ₃	nQ ₀ :nQ ₃		
0	1	LOW	HIGH	Differential to Differential	None Inverting
1	0	HIGH	LOW	Differential to Differential	None Inverting
0	Biased; V _{IN} = V _{CC} /2	LOW	HIGH	Single Ended to Differential	None Inverting
1	Biased; V _{IN} = V _{CC} /2	HIGH	LOW	Single Ended to Differential	None Inverting
Biased; V _{IN} = V _{CC} /2	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; V _{IN} = V _{CC} /2	1	LOW	HIGH	Single Ended to Differential	Inverting

Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{CC}	Supply voltage	Referenced to GND			4.6	V
V _{IN}	Input voltage	Referenced to GND	-0.5		V _{CC} +0.5V	
V _{OUT}	Output voltage	Referenced to GND	-0.5		V _{CC} +0.5V	
T _{STG}	Storage temperature		-65		150	°C

Notes:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Operating Conditions

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V _{CC}	Power Supply Voltage		3.135	3.3	3.465	V
T _A	Ambient Temperature		-40		85	°C
I _{CC}	Power Supply Current				60	mA

LVCMOS/LVTTL DC Characteristics (T_A = -40°C to 85°C, V_{CC} = 3.135V to 3.465V unless otherwise stated below.)

Symbol	Parameter		Conditions	Min.	Typ.	Max.	Units
V _{IH}	Input High Voltage			2		3.765	V
V _{IL}	Input Low Voltage			-0.3		0.8	
I _{IH}	Input High Current	CLK_SEL	V _{IN} = V _{CC} = 3.465V			150	μA
		CLK_EN, OE	V _{IN} = V _{CC} = 3.465V			5	
I _{IL}	Input Low Current	CLK_SEL	V _{IN} = 0V, V _{CC} = 3.465V	-5			μA
		CLK_EN, OE	V _{IN} = 0V, V _{CC} = 3.465V	-150			

Differential DC Characteristics (T_A = -40°C to 85°C, V_{CC} = 3.135V to 3.465V unless otherwise stated below.)

Symbol	Parameter		Conditions	Min.	Typ.	Max.	Units
I _{IH}	Input High Current	nCLK, nPCLK	V _{IN} = V _{CC} = 3.465V			5	uA
		CLK, PCLK	V _{IN} = V _{CC} = 3.465V			150	uA
I _{IL}	Input Low Current	nCLK, nPCLK	V _{CC} = 3.465V, V _{IN} = 0V	-150			uA
		CLK, PCLK	V _{CC} = 3.465V, V _{IN} = 0V	-5			uA
V _{PP}	Peak-to-peak Voltage			0.15		1.3	V
V _{CMR}	Common Mode Input Voltage ⁽¹⁾			0.5		V _{CC} -0.85V	V

Notes:

- For single ended applications, the maximum input voltage for CLK and nCLK is V_{CC}+0.3V

LVPECL DC Characteristics (T_A = -40°C to 85°C, V_{CC} = 3.135V to 3.465V unless otherwise stated below.)

Symbol	Parameter		Conditions	Min.	Typ.	Max.	Units
I _{IH}	Input High Current	nCLK, nPCLK	V _{IN} = V _{CC} = 3.465V			5	μA
		CLK, PCLK	V _{IN} = V _{CC} = 3.465V			150	
I _{IL}	Input Low Current	nCLK, nPCLK	V _{CC} = 3.465V, V _{IN} = 0V	-150			V
		CLK, PCLK	V _{CC} = 3.465V, V _{IN} = 0V	-5			
V _{PP}	Peak-to-peak Voltage			0.3		1	V
V _{CMR}	Common Mode Input Voltage; Note ⁽¹⁾			1.5		V _{CC}	

Notes:

- For single ended applications, the maximum input voltage for PCLK and nPCLK is V_{CC}+0.3V.

LVDS DC Characteristics ($T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 3.135\text{V}$ to 3.465V unless otherwise stated below.)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V_{OD}	Differential Output Voltage		200	280	360	mV
ΔV_{OD}	VOD Magnitude Change			0	40	
V_{OS}	Offset Voltage		1.125	1.25	1.375	V
ΔV_{OS}	VOS Magnitude Change			5	25	mV
I_{OZ}	High Impedance Leakage Current		-10		+10	μA
I_{OFF}	Power OFF Leakage		-20	± 1	+20	
I_{OSD}	Differential Output Short Circuit Current			-3.5	-5	mA
I_{OS}	Output Short Circuit Current			-3.5	-5	
V_{OH}	Output Voltage High			1.34	1.6	V
V_{OL}	Output Voltage Low		0.9	1.06		

AC Characteristics ($T_A = -40^{\circ}\text{C}$ to 85°C , $V_{CC} = 3.135\text{V}$ to 3.465V)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
f_{max}	Output Frequency				800	MHz
t_{PD}	Propagation Delay ⁽¹⁾	$f \leq 800 \text{ MHz}$	1.0		2.2	ns
$T_{sk(o)}$	Output-to-output Skew ⁽²⁾				40	
$T_{sk(pp)}$	Part-to-part Skew ⁽³⁾				300	ps
t_r/t_f	Output Rise/Fall time	20% - 80%	100		300	
odc	Output duty cycle		48		52	%

Notes:

1. Measured from the differential input crossing point to the differential output crossing point
2. Skew between outputs with the same supply voltage and equal load conditions. Measured at the differential outputs crossing point.
3. Skew between outputs on different parts operating with the same supply voltage and equal load conditions. Measured at the differential outputs crossing point.
4. All parameters are measured at 500 MHz unless noted otherwise

Applications Information

Wiring the differential input to accept single ended levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_{REF} = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_{REF} in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{DD} = 3.3\text{V}$, V_{REF} should be 1.25V and $R1/R2 = 0.609$.





Figure 1: Single-ended Signal Driving Differential Input

Packaging Mechanical: 20-Pin TSSOP (L)



Ordering Information

Ordering Code	Package Code	Package Description
PI6C48543LE	L	Pb-free & Green 20-pin 173-mil wide TSSOP

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/