

## PIC18F47J13 Family Silicon Errata and Data Sheet Clarification

The PIC18F47J13 family devices that you have received conform functionally to the current Device Data Sheet (DS39974A), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC18F47J13 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A1).

Data Sheet clarifications and corrections start on page 5, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 2 or PICkit™ 3:

- Using the appropriate interface, connect the device to the MPLAB ICD 2 programmer/ debugger or PICkit™ 3.
- 2. From the main menu in MPLAB IDE, select <u>Configure>Select Device</u>, and then select the target part number in the dialog box.
- Select the MPLAB hardware tool (Debugger>Select Tool).
- Perform a "Connect" operation to the device (<u>Debugger>Connect</u>). Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18F47J13 family silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID <sup>(1)</sup>	Revision ID for Silicon Revision <sup>(2)</sup>		
Part Number	Device ID.	A1		
PIC18F47J13	2CFh			
PIC18F46J13	2CDh			
PIC18F27J13	2CBh	1		
PIC18F26J13	2C9h	046		
PIC18LF47J13	2DFh	01h		
PIC18LF46J13	2DDh	]		
PIC18LF27J13	2DBh	]		
PIC18LF26J13	2D9h	7		

- **Note 1:** The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format, "DEVID DEVREV".
  - **2:** Refer to the "PIC18F2XJXX/4XJXX Family Flash Microcontroller Programming Specification" (DS39687) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature Item Number		Issue Summary	Affected Revisions <sup>(1)</sup>
				A1
Charge Time Measurement Unit (CTMU)	Constant Current Source	Band gap must be manually enabled before using the CTMU.		Х
Phase Locked Loop (PLL)	PLL	2.	PLL can not be enabled unless the 8 or 4 MHz INTOSC option is set.	Х
Analog-to-Digital Converter (ADC)	A/D	3.	ANx pin may output a pull-up pulse during acquisition.	х
Master Synchronous Serial Port (MSSP)	I <sup>2</sup> C™ Mode	4.	If a Stop condition occurs in the middle of an address or data reception, there will be issues with the SCL clock stream and RCEN bit.	Х
Master Synchronous Serial Port	I <sup>2</sup> C Slave Reception	5.	In I <sup>2</sup> C slave reception, the module may have problems receiving correct data.	Х
Enhanced Universal Synchro- nous Asynchronous Receiver Transmitter (EUSART)	Enable/ Disable	6.	If interrupts are enabled, disabling and re-enabling the module requires a 2 Tcy delay.	Х
Timer 1/3/5	Timer1/3/5 Gate	7.	When using Timer1 gated by Timer2, or any other gate source with a width of 1 instruction cycle, overflow interrupts can be missed.	Х

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

#### Silicon Errata Issues

Note:

This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (A1).

# 1. Module: Charge Time Measurement Unit (CTMU)

When using the CTMU, the constant current source may not output if the internal band gap reference is not enabled.

#### Work around

Before using the CTMU, the internal band gap reference module should be manually enabled by setting the VBGEN bit to '1' (ANCON1<7> = 1).

#### **Affected Silicon Revisions**

A1				
Χ				

#### 2. Module: Phase Locked Loop (PLL)

When OSCCON<6:4> are configured to settings other than a 4 MHz or 8 MHz INTOSC postscaler, the PLLEN bit (OSCTUNE<6>) is forced to '0', even if firmware tries to set the PLLEN bit. This may prevent firmware from enabling the PLL.

#### Work around

Before attempting to set the PLLEN bit, configure OSCCON<6:4> to '0b110' or '0b111' to select the 4 MHz or 8 MHz INTOSC postscaler.

#### Affected Silicon Revisions

<b>A1</b>				
Χ				

# 3. Module: Analog-to-Digital Converter (ADC)

At the beginning of sample acquisition, one or more small, pull-up pulses (approximately 25 ns long) may output to the currently selected ANx analog channel. These pulses can lead to a positive offset error when the analog signal voltage is near Vss and the external analog signal driver is unable to dissipate the added pull-up voltage before the A/D conversion occurs.

#### Work around

Do one or more of the following:

 Use the "0 TAD" A/D acquisition time setting to start the next sample acquisition period immediately following an A/D conversion completion.

This allows the external analog signal driver more time to dissipate the pull-up pulses that occur when the sample acquisition is started.

- Use a longer A/D acquisition time setting to provide time for the external analog signal driver to dissipate the pull-up pulse voltage.
- Use low-impedance, active analog signal drivers to reduce the time needed to dissipate the pull-up pulse voltage.
- Experiment with external filter capacitor values to avoid allowing the pull-up voltage offset to affect the final voltage that gets converted.

Small filter capacitor values (or none at all) will allow time for the external analog signal driver to dissipate the pull-up voltage quickly. Alternately, large filter capacitor values will prevent the short pull-up pulses from increasing the final voltage, enough to cause A/D conversion error.

#### **Affected Silicon Revisions**

<b>A</b> 1				
Χ				

# 4. Module: Master Synchronous Serial Port (MSSP)

In Master I<sup>2</sup>C Receive mode, if a Stop condition occurs in the middle of an address or data reception, the SCL clock stream will continue endlessly and the RCEN bit of the SSPxCON2 register will remain improperly set. When a Start condition occurs after the improper Stop condition, nine additional clocks will be generated, followed by the RCEN bit going low.

#### Work around

Use low-impedance pull-ups on the SDA line to reduce the possibility of noise glitches that may trigger an improper Stop event. Use a time-out event timer to detect the unexpected Stop condition, and subsequently, the stuck RCEN bit. Clear the stuck RCEN bit by clearing the SSPEN bit of SSPxCON1.

#### **Affected Silicon Revisions**

<b>A</b> 1				
Χ				

#### 5. Module: Master Synchronous Serial Port

When configured for I<sup>2</sup>C™ slave reception, the MSSP module may not receive the correct data, in extremely rare cases. This occurs only if the Serial Receive/Transmit Buffer register (SSPxBUF) is not read after the SSP1IF interrupt (PIR1<3>) has occurred, but before the first rising clock edge of the next byte being received.

#### Work around

The issue can be resolved in either of these ways:

- Prior to the I<sup>2</sup>C slave reception, enable the clock stretching feature. This is done by setting the SEN bit (SSPxCON2<0>).
- Each time the SSPxIF is set, read the SSPxBUF before the first rising clock edge of the next byte being received.

#### Affected Silicon Revisions

<b>A1</b>				
Χ				

# 6. Module: Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)

In rare situations, when interrupts are enabled, unexpected results may occur if:

- The EUSART is disabled (SPEN bit (RCSTAx<7>) = 0)
- The EUSART is re-enabled (RCSTAx<7> = 1)
- A two-cycle instruction is executed immediately after setting SPEN, CREN or TXEN = 1

#### Work around

Add a 2 TcY delay after any instruction that reenables the EUSART module (sets SPEN, CREN or TXEN = 1).

See Example 1.

#### **Affected Silicon Revisions**

<b>A1</b>				
Χ				

#### **EXAMPLE 1: RE-ENABLING AN EUSART MODULE**

```
;Initial conditions: SPEN = 0 (module disabled)
;To re-enable the module:
;Re-Initialize TXSTAx, BAUDCONx, SPBRGx, SPBRGHx registers (if needed)
;Re-Initialize RCSTAx register (if needed), but do not set SPEN = 1 yet

;Now enable the module, but add a 2-Tcy delay before executing any two-cycle
;instructions
bsf RCSTA1, SPEN ;or RCSTA2 if EUSART2
nop ;1 Tcy delay
nop ;1 Tcy delay (two total)

;CPU may now execute 2 cycle instructions
```

#### 7. Module: Timer 1/3/5

When using Timer1/3/5 under the following gate conditions, the overflow interrupt can be missed:

- The gate source is a one instruction cycle event (e.g. TMR2)
- The timer is running off FOSC/4
- TxGPOL is '1' (the gate is active high)
- · A rollover of the timer happens

In this case, the timer will properly increment and roll over, but the interrupt will not trigger.

#### Work around

Do not use any gate sources that are only one instruction cycle in length.

#### **Affected Silicon Revisions**

<b>A</b> 1				
Χ				

#### **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS39974**A**):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

#### Module: Guidelines for Getting Started with PIC18FJ Microcontrollers

Section "2.4 Voltage Regulator Pins (VCAP/ VDDCORE)" has been replaced with a new and more detailed section. The entire text follows:

#### 2.4 Voltage Regulator Pins (VCAP/ VDDCORE)

On "F" devices, a low-ESR (<  $5\Omega$ ) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10  $\mu$ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 30.0** "**Electrical Characteristics**" for additional information.

On "LF" devices, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 30.0** "**Electrical Characteristics**" for information on VDD and VDDCORE.

Note that the "LF" versions of these devices are provided with the voltage regulator permanently disabled; they must always be provided with a supply voltage on the VDDCORE pin.

FIGURE 2-3 FREQUENCY vs. ESR
PERFORMANCE FOR
SUGGESTED VCAP




TABLE 2-1 SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance Base Tolerance		Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 μF	±10%	16V	-55 to 125°C
TDK	C3216X5R1C106K	10 μF	±10%	16V	-55 to 85°C
Panasonic	ECJ-3YX1C106K	10 μF	±10%	16V	-55 to 125°C
Panasonic	ECJ-4YB1C106K	10 μF	±10%	16V	-55 to 85°C
Murata	GRM32DR71C106KA01L	10 μF	±10%	16V	-55 to 125°C
Murata	GRM31CR61C106KC31L	10 μF	±10%	16V	-55 to 85°C

# 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.

Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.


Typical low-cost, 10 µF ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as  $\pm 10\%$  to  $\pm 20\%$  (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex:  $\pm 15\%$  over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of +22%/-82%. Due to the extreme temperature tolerance, a 10  $\mu F$  nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal voltage regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for 16V, 10V and 6.3V rated capacitors is shown in Figure 2-4.

FIGURE 2-4 DC BIAS VOLTAGE vs.
CAPACITANCE
CHARACTERISTICS



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

#### 2. Module: Reset

Register 20-1 and Register 20-5 incorrectly define the SSPxSTAT Reset state as '1111 1111'. The correct Reset state of the SSPxSTAT is '0000 0000'.

#### 3. Module: Electrical Characteristics

Changes, shown in bold, have been made to the D060, D061 and D063 rows in **Section 30.4 DC Characteristics: PIC18F47J13 Family (Industrial)**. The updated table is shown below:

#### 30.4 DC Characteristics: PIC18F47J13 Family (Industrial)

DC Chara	DC Characteristics		Standard Operating Conditions (unless otherwise stated) Operating temperature -40 $^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C for Industrial					
Param No.	Characteristic	Тур	Max	Units	Temp.	Conditions		
	Input Leakage Current (IIL) <sup>(1,2)</sup>							
D060	I/O Ports	±5	±200	nA	±25°C	$Vss \le Vpin \le Vdd$ ,		
		±15	±500	nA	±85°C	Pin at high-impedance		
D061	MCLR	±5	±200	nA	±25°C	$Vss \le Vpin \le Vdd$		
		±15	±500	nA	±85°C			
D063	OSC1	±5	±200	nA	±25°C	$Vss \le Vpin \le Vdd$		
		±15	±500	nA	±85°C			

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

#### 4. Module: Electrical Characteristics

The code in 512-BYTE SPI MASTER MODE Init AND TRANSFER does not set up the PPS registers correctly to map the SPI2 pins out to the RB<2:0> pins. The corrected code example, with changes in bold, is shown below.

<sup>2:</sup> Negative current is defined as current sourced by the pin.

#### EXAMPLE 20-2: 512-BYTE SPI MASTER MODE Init AND TRANSFER

		;For this example, let's use RP5(RB2) for SCK2,
		;RP4(RB1) for SD02, and RP3(RB0) for SD12
		/RF4(RDI) TOT SDOZ, and RF3(RB0) TOT SDIZ
		;Let's use SPI master mode, CKE = 0, CKP = 0,
		;without using slave select signalling.
InitSPIPins:		Twichout using slave select signalling.
movlb	0x0F	;Select bank 15, for access to ODCON3 register
bcf		
DCI	ODCON3, SPI2OD	;Let's not use open drain outputs in this example
bcf	LATB, RB2	;Initialize our (to be) SCK2 pin low (idle).
bcf	LATB, RB1	;Initialize our (to be) SDO2 pin to a known state
bcf	TRISB, RB1	;Make SDO2 output, and drive low
bcf	TRISB, RB2	;Make SCK2 output, and drive low (idle state)
bsf	TRISB, RB0	;SDI2 is an input, make sure it is tri-stated
		;Now we should unlock the PPS registers, so we can
		assign the MSSP2 functions to our desired I/O pins.
movlb	0x0E	;Select bank 14 for access to PPS registers
bcf	INTCON, GIE	;I/O Pin unlock sequence will not work if CPU
		services an interrupt during the sequence
movlw	0x55	;Unlock sequence consists of writing 0x55
movwf	EECON2	and 0xAA to the EECON2 register.
movlw	0xAA	-
movwf	EECON2	
bcf	PPSCON, IOLOCK	;We may now write to RPINRx and RPORx registers
bsf	INTCON, GIE	May now turn back on interrupts if desired
movlw	0x03	;RP3 will be SDI2
movwf	RPINR21	Assign the SDI2 function to pin RP3
movlw	0x0A	;Let's assign SDO2 output to pin RP4
movwf	RPOR4	;RPOR4 maps output signals to RP4 pin
movlw	0x0B	;0x0B is SCK2 output
movwf	RPOR5	;Assign SCK2 output signal to the RP5 (RB2) pin
movlw	0×05	;SCK2 needs to be configured as an input on the
moviw	URU 3	;same pin
movwf	RPINR22	SCK2 input function taken from RP5 pin
movlb	0x0F	Done with PPS registers, bank 15 has other SFRs
InitMSSP2:	00000000	
clrf	SSP2STAT	CKE = 0, SMP = 0 (sampled at middle of bit)
movlw	b'00000000'	CKP = 0, SPI Master mode, Fosc/4
movwf	SSP2CON1	;MSSP2 initialized
bsf	SSP2CON1, SSPEN	;Enable the MSSP2 module
InitSPIDMA:		
movlw	b'00111010'	;Full duplex, RX/TXINC enabled, no SSCON
movwf	DMACON1	;DLYINTEN is set, so DLYCYC3:DLYCYC0 = 1111
movlw	b'11110000'	;Minimum delay between bytes, interrupt

#### EXAMPLE 20-2: 512-BYTE SPI MASTER MODE Init AND TRANSFER (CONTINUED)

```
;Somewhere else in our project, lets assume we have
                                      ;allocated some RAM for use as SPI receive and
                                      itransmit buffers.
       udata
                  0x500
                                     ;Reserve 0x500-0x6FF for use as our SPI
;DestBuf
                              0x200
                  res
                                     ;receive data buffer in this example
;SrcBuf
                  res
                              0x200
                                     ;Reserve 0x700-0x8FF for use as our SPI
                                     ;transmit data buffer in this example
PrepareTransfer:
   movlw
                  HIGH(DestBuf)
                                     ;Get high byte of DestBuf address (0x05)
                 RXADDRH
                                     ;Load upper four bits of the RXADDR register
   movwf
                 LOW(DestBuf)
                                     ; Get low byte of the DestBuf address (0x00)
   movlw
   movwf
                 RXADDRL
                                     ;Load lower eight bits of the RXADDR register
   movlw
                 HIGH(SrcBuf)
                                     ;Get high byte of SrcBuf address (0x07)
                                     ;Load upper four bits of the TXADDR register
                  TXADDRH
   movwf
   movlw
                  LOW(SrcBuf)
                                     ;Get low byte of the SrcBuf address (0x00)
   movwf
                  TXADDRL
                                     ;Load lower eight bits of the TXADDR register
                  0 \times 01
                                     ;Lets move 0x200 (512) bytes in one DMA xfer
   movlw
                                     ;Load the upper two bits of DMABC register
                  DMABCH
   movwf
   movlw
                  0xFF
                                     ;Actual bytes transferred is (DMABC + 1), so
   movwf
                  DMABCL
                                     ;we load 0x01FF into DMABC to xfer 0x200 bytes
BeginXfer:
                  DMACON1, DMAEN
                                     ; The SPI DMA module will now begin transferring
   bsf
                                     ;the data taken from SrcBuf, and will store
                                     ;received bytes into DestBuf.
; Execute whatever
                                     ;CPU is now free to do whatever it wants to
                                     ; and the DMA operation will continue without
                                     ;intervention, until it completes.
                                     ;When the transfer is complete, the SSP2IF flag in
                                     ; the PIR3 register will become set, and the DMAEN bit
                                     ; is automatically cleared by the hardware.
                                      ;The DestBuf (0x500-0x7FF) will contain the received
                                     ;data. To start another transfer, firmware will need
                                     ;to reinitialize RXADDR, TXADDR, DMABC and then
                                     set the DMAEN bit.
```

#### 5. Module: Special Features of the CPU

Register 27-7 omitted Footnote 2. On 64-Kbyte Flash memory devices (PIC18F46J13, PIC18F26J13), it is necessary to write WPFP6 (CONFIG4L<6>) with '0' to maintain correct operation of the write-protect feature.

At the time of this writing, MPLAB® tools may incorrectly maintain the WPFP6 bit as '1' on 64-Kbyte devices. To force MPLAB to write CONFIG4L with the corrected values, refer to Code Examples 1 and 2.

Register 27-7 incorrectly stated that WPCFG is only valid when WPDIS = 0.

Register 27-8 incorrectly stated that WPDIS = 1 would cause the WPCFG bit to be ignored.

The corrected register definitions are as follows:

#### EXAMPLE 1: C18

#pragma romdata config\_section = 0xFFFE
const rom unsigned char config41 = 0xB0;
#pragma code

#### **EXAMPLE 2:** MPASM™

ORG 0xFFFE config41\_and\_4h db 0xB0, 0xF3

#### REGISTER 27-7: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1	R/WO-1
WPCFG	WPFP6 <sup>(2)</sup>	WPFP5	WPFP4	WPFP3	WPFP2	WPFP1	WPFP0
bit 7							bit 0

#### Legend:

R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 WPCFG: Write/Erase Protect Configuration Region Select bit

- 1 = Configuration Words page is not erase/write-protected unless WPEND and WPFP<6:0> settings protect the Configuration Words page<sup>(1)</sup>
- 0 = Configuration Words page is erase/write-protected, regardless of WPEND and WPFP<6:0>(1)
- bit 6-0 WPFP<6:0>: Write/Erase Protect Page Start/End Location bits

Used with the WPEND bit to define which pages in Flash will be erase/write-protected.

- **Note 1:** The "Configuration Words page" contains the FCWs and is the last page of implemented Flash memory on a given device. Each page consists of 1,024 bytes. For example, on a device with 64 Kbytes of Flash, the first page is 0 and the last page (Configuration Words page) is 63 (3Fh).
  - 2: This bit must always be written with '0' on 64K Flash devices for proper operation.

#### REGISTER 27-8: CONFIG4H: CONFIGURATION REGISTER 4 HIGH (BYTE ADDRESS 300007h)

U-1	U-1	U-1	U-1	U-0	U-0	R/WO-1	R/WO-1		
_	_	_	_	_	_	WPEND	WPDIS		
bit 7 bit 0									

Legend:

R = Readable bit WO = Write-Once bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-4 Unimplemented: Program the corresponding Flash Configuration bit to '1'

bit 3-2 **Unimplemented:** Read as '0' bit 1 **WPEND:** Write-Protect Disable bit

1 = Flash pages, WPFP<6:0> through the Configuration Words page, are erase/write-protected

0 = Flash pages, 0 through WPFP<6:0>, are erase/write-protected

bit 0 WPDIS: Write-Protect Disable bit

1 = WPFP<6:0>/WPEND region is ignored

0 = WPFP<6:0>/WPEND region is erase/write-protected

#### 6. Module: Low Power Modes

#### 4.6 Deep Sleep Mode

In order to minimize the possibility of inadvertently entering Deep Sleep mode, the DSEN bit is cleared in hardware two instruction cycles after having been set. Therefore, in order to enter Deep Sleep mode, the SLEEP instruction must be executed within the next two instruction cycles after setting DSEN. If DSEN is not set when SLEEP is executed, the device will enter conventional Sleep mode instead.

# APPENDIX A: DOCUMENT REVISION HISTORY

#### Rev A Document (6/2010)

Initial release of this document. Added silicon issues 1 (Charge Time Measurement Unit – CTMU), 2 (Phase Locked Loop – PLL). 3 (Analog-to-Digital Converter – ADC), 4 (Master Synchronous Serial Port – MSSP), 5 (Master Synchronous Serial Port – MSSP) and 6 (Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)).

#### Rev B Document (10/2010)

Added data sheet clarification issues 1 (Guidelines For Getting Started with PIC18FJ Microcontrollers) and 2 (Reset).

#### Rev C Document (11/2010)

Added data sheet clarification issue 3 (Electrical Characteristics).

#### Rev D Document (1/2011)

Added data sheet clarification issue 4 (Electrical Characteristics).

#### Rev E Document (3/2011)

Added data sheet clarification 5 (Special Features of the CPU).

#### Rev F Document (8/2016)

Added Module 7, Timer1/3/5.

Data sheet clarifications: Added Module 6, Low Power Modes.

Other minor corrections.

**NOTES:** 

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0850-5



### Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 **Technical Support:** 

http://www.microchip.com/ support

Web Address:

www.microchip.com Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

**Asia Pacific Office** Suites 3707-14, 37th Floor

Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829

Fax: 86-24-2334-2393 China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138

Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Fax: 45-4485-2829

**Germany - Dusseldorf** Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781 Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

06/23/16