## Processor Power Management Subsystem

## DESCRIPTION

The WM8325 is an integrated power-management subsystem which provides a cost-effective, flexible, single-chip solution for power management. It is specifically targeted at the requirements of a range of low-power portable consumer products, but is suitable to any application with a multimedia processor. The WM8325 is designed to operate as a system PMIC supporting the ARM9 ${ }^{\text {TM }}$, ARM $11^{\text {TM }}$ and ARM Cortex- A $^{\text {TM }}$ processors, but is also capable of supporting the majority of application and mobile processors at the heart of a wide range of low-power consumer multimedia applications.
The start-up behaviour and configuration is fully programmable in an integrated OTP non-volatile memory. This highly flexible solution helps reduce time-to-market, as changing application requirements can be very easily accommodated in the OTP. The InstantConfig ${ }^{\text {TM }}$ interface enables an external EEPROM to configure the WM8325.

The WM8325 power management subsystem comprises four programmable DC-DC converters and eleven LDO regulators (four of which are low-noise for supplying sensitive analogue subsystems). The integrated OTP bootstrap circuitry controls the start-up sequencing and voltages of the converters and regulators as well as the sequencing of system clocks.
The DC-DC converters deliver high performance and high efficiency across a wide range of operating conditions. They are optimised to support the high load current transients seen in modern processor core domains. DC-DC3 / DC-DC4 can be connected together and operated in 'dual' mode to support an increased current load of up to 1.6A

An on-chip regulator provides power for always-on PMIC functions such as register map and the RTC. The device provides autonomous backup battery switchover. A low-power LDO is included to support 'Alive' processor power domains external to the WM8325.

A 12-bit Auxiliary ADC supports a wide range of applications for internal as well as external analogue sampling, such as voltage detection and temperature measurement.

WM8325 includes a crystal oscillator and an internal RC oscillator to generate all clock signals for autonomous system start-up and processor clocking. A Secure Real-time Clock (SRTC) and alarm function is included, capable of waking up the system from low-power modes. A watchdog function is provided to ensure system integrity.
To maximise battery life, highly-granular power management enables each function in the WM8325 subsystem to be independently powered down through a control interface or alternatively through register and OTP-configurable GPIOs. The device offers a standby power consumption of $<7 u \mathrm{u}$, making it particularly suitable for portable applications.

The WM8325 is supplied in an $8 \times 8 \mathrm{~mm}$ 81-lead QFN package, ideal for use in portable systems. The WM8325 forms part of the Wolfson series of audio and power management solutions, and is widely register compatible with the WM831X devices.

## FEATURES

Power Management

- $1 \times \mathrm{DC}-\mathrm{DC}$ synchronous buck converter (0.6V-1.8V, 2.5A, DVS)
- $1 \times \mathrm{DC}-\mathrm{DC}$ synchronous buck converter ( $0.6 \mathrm{~V}-1.8 \mathrm{~V}, 1.25 \mathrm{~A}$, DVS)
- $2 \times$ DC-DC synchronous buck converters (0.85V-3.4V, 1A)
- $1 \times \mathrm{LDO}$ regulator ( $0.9 \mathrm{~V}-3.3 \mathrm{~V}, 300 \mathrm{~mA}, 1 \Omega$ )
- $2 \times$ LDO regulators ( $0.9 \mathrm{~V}-3.3 \mathrm{~V}, 200 \mathrm{~mA}, 1 \Omega$ )
- $3 \times$ LDO regulators ( $0.9 \mathrm{~V}-3.3 \mathrm{~V}, 100 \mathrm{~mA}, 2 \Omega$ )
- $2 \times$ Low-noise LDO regulators (1.0V-3.5V, 200mA, $1 \Omega$ )
- $2 \times$ Low-noise LDO regulators ( $1.0 \mathrm{~V}-3.5 \mathrm{~V}, 150 \mathrm{~mA}, 2 \Omega$ )
- 1 x 'Alive' regulator ( $0.8 \mathrm{~V}-1.55 \mathrm{~V}$, up to 25 mA )


## System Control

- $\quad I^{2} \mathrm{C}$ or SPI compatible primary control interface
- Comprehensive interrupt scheme
- Watchdog timer and system reset control
- Autonomous power sequencing and fault detection
- OTP memory bootstrap configuration function


## Additional Features

- Auxiliary ADC for multi-function analogue measurement
- 128-bit pseudo-random unique ID
- Secure Real-Time Clock with wake-up alarm
- $12 \times$ configurable multi-function (GPIO) pins
- Comprehensive clocking scheme: low-power 32 kHz RTC crystal oscillator, GPIO clock output and 4 MHz RC clock for power management
- System LED outputs indicating device power state, and fault status


## Package Options

- $8 \times 8 \times 0.85 \mathrm{~mm}$, 81-lead QFN package


## APPLICATIONS

- Cellular Handsets
- Smartphones
- Electronic Books
- Portable Media Players
- Mobile Internet Devices
- Electronic Gaming Devices
- Netbooks
- Smartbooks
- Set Top Box
- Digital Picture Frames


## BLOCK DIAGRAM



## TYPICAL APPLICATIONS

The WM8325 is designed as a system PMIC device that generates configurable DC supplies to power processors and associated peripherals within a system. The WM8325 provides four DC-DC synchronous buck (step-down) converters. Two of these can operate in dual mode, providing an increased current capability. Eleven LDO regulators provide a high degree of flexibility to provide power to multiple devices, with the capability to power-up and power-down different circuits independently.

Two of the DC-DC buck converters incorporate Wolfson's BuckWise ${ }^{\text {TM }}$ technology specifically designed to handle rapid changes in load current; programmable slew rate DVS is also provided, as required by modern application processors. Selectable operating modes on all of the DC-DC converters allow each converter to be optimally configured for light, heavy or transient load conditions. Flexible operating configurations allow the converters to be tailored for minimum PCB area, maximum performance, or for maximum efficiency. The analogue LDOs provide low-noise outputs suitable for powering sensitive circuits such as $\mathrm{RF} / \mathrm{Wi}-\mathrm{Fi}$ / cellular handset applications.

The WM8325 powers up the converters and LDOs according to a programmable sequence. A configurable 'SLEEP' state is also available, providing support for an alternate configuration, typically for low-power / standby operation. The power control sequences and many other parameters can be stored in an integrated user-configurable OTP (One-Time Programmable) memory or may be loaded from an external memory. The WM8325 supports the programming and verification of the integrated OTP memory.

A backup battery supply can be connected to the WM8325 in order to maintain the Real Time Clock (RTC) in the absence of the primary supply.

Programmable GPIO pins may be configured as hardware inputs for general use or for selecting different power management configurations. As outputs, the GPIOs can provide indications of the device status, or may be used as control signals for other power management circuits. The WM8325 also provides two LED drivers, which can be controlled manually or configured as status indicators for the OTP memory programmer or operating power state.

## TABLE OF CONTENTS

DESCRIPTION ..... 1
FEATURES ..... 1
APPLICATIONS ..... 1
BLOCK DIAGRAM ..... 2
TYPICAL APPLICATIONS ..... 3
TABLE OF CONTENTS ..... 4
1 PIN CONFIGURATION ..... 8
2 ORDERING INFORMATION ..... 8
3 PIN DESCRIPTION ..... 9
4 THERMAL CHARACTERISTICS ..... 13
5 ABSOLUTE MAXIMUM RATINGS ..... 14
6 RECOMMENDED OPERATING CONDITIONS ..... 15
7 ELECTRICAL CHARACTERISTICS ..... 16
7.1 DC-DC SYNCHRONOUS BUCK CONVERTERS ..... 16
7.2 LDO REGULATORS ..... 19
7.3 RESET THRESHOLDS ..... 23
7.4 REFERENCES ..... 23
7.5 GENERAL PURPOSE INPUTS / OUTPUTS (GPIO) ..... 24
7.6 DIGITAL INTERFACES ..... 25
7.7 AUXILIARY ADC ..... 25
7.8 SYSTEM STATUS LED DRIVERS ..... 25
8 TYPICAL POWER CONSUMPTION ..... 26
9 TYPICAL PERFORMANCE DATA ..... 27
9.1 DC-DC CONVERTERS ..... 27
9.2 LDO REGULATORS ..... 27
10 SIGNAL TIMING REQUIREMENTS ..... 28
10.1 CONTROL INTERFACE ..... 28
11 DEVICE DESCRIPTION ..... 30
11.1 GENERAL DESCRIPTION ..... 30
11.2 POWER STATES ..... 30
11.3 POWER STATE CONTROL ..... 32
11.4 POWER STATE INTERRUPTS ..... 37
11.5 POWER STATE GPIO INDICATION ..... 37
11.6 ON PIN FUNCTION ..... 38
11.7 RESET PIN FUNCTION ..... 39
12 CONTROL INTERFACE ..... 41
12.1 GENERAL DESCRIPTION ..... 41
12.2 2-WIRE (I2C) CONTROL MODE ..... 41
12.3 4-WIRE (SPI) CONTROL MODE ..... 44
12.4 REGISTER LOCKING ..... 44
12.5 SOFTWARE RESET AND CHIP ID ..... 45
12.6 SOFTWARE SCRATCH REGISTER ..... 45
13 CLOCKING AND OSCILLATOR CONTROL ..... 46
13.1 GENERAL DESCRIPTION ..... 46
13.2 CRYSTAL OSCILLATOR INTERRUPTS ..... 48
13.3 CRYSTAL OSCILLATOR CONNECTIONS ..... 49
14 INSTANTCONFIG ${ }^{\text {M }}$ (ICE) AND OTP MEMORY CONTROL ..... 50
14.1 GENERAL DESCRIPTION ..... 50
14.2 ICE AND OTP MEMORY DEFINITION ..... 50
14.3 BOOTSTRAP (START-UP) FUNCTION ..... 51
14.3.1 START-UP FROM OTP MEMORY ..... 51
14.3.2 START-UP FROM ICE MEMORY (DEVELOPMENT MODE) ..... 52
14.3.3 START-UP FROM DCRW REGISTER SETTINGS ..... 52
14.3.4 EXTERNAL ICE MEMORY CONNECTION ..... 52
14.4 OTP / ICE MEMORY CONTROL ..... 53
14.4.1 ENTERING / EXITING THE PROGRAM STATE ..... 54
14.4.2 OTP / ICE READ COMMAND ..... 54
14.4.3 OTP WRITE COMMAND ..... 55
14.4.4 OTP VERIFY COMMAND ..... 55
14.4.5 OTP FINALISE COMMAND ..... 56
14.4.6 OTP CONTROL REGISTER ..... 56
14.5 OTP / ICE INTERRUPTS ..... 58
14.6 DCRW MEMORY CONTENTS ..... 58
14.6. 1 DCRW PAGE 0 ..... 58
14.6.2 DCRW PAGE 1 ..... 59
14.6.3 DCRW PAGE 2 ..... 59
14.6.4 DCRW PAGE 3 ..... 60
14.6.5 DCRW PAGE 4 ..... 62
15 POWER MANAGEMENT ..... 63
15.1 GENERAL DESCRIPTION ..... 63
15.2 DC-DC CONVERTER AND LDO REGULATOR ENABLE ..... 63
15.3 TIMESLOT CONTROL AND HARDWARE ENABLE (GPIO) CONTROL ..... 64
15.4 OPERATING MODE CONTROL ..... 65
15.4.1 DC-DC SYNCHRONOUS BUCK CONVERTERS ..... 65
15.4.2 LDO REGULATORS ..... 65
15.5 OUTPUT VOLTAGE CONTROL ..... 65
15.5.1 DC-DC SYNCHRONOUS BUCK CONVERTERS ..... 65
15.5.2 LDO REGULATORS 1-10 ..... 66
15.5.3 LDO REGULATOR 11 ..... 66
15.6 DC-DC SYNCHRONOUS BUCK CONVERTER CONTROL ..... 66
15.6.1 DC-DC3 / DC-DC4 DUAL MODE ..... 67
15.7 LDO REGULATOR CONTROL ..... 68
15.8 HARDWARE CONTROL (GPIO) ..... 68
15.9 FAULT PROTECTION ..... 69
15.10 MONITORING AND FAULT REPORTING ..... 69
15.11 POWER MANAGEMENT REGISTER DEFINITIONS ..... 70
15.11.1 DC-DC CONVERTER AND LDO REGULATOR ENABLE ..... 70
15.11.2 DC-DC SYNCHRONOUS BUCK CONVERTER CONTROL ..... 70
15.11.3 LDO REGULATOR CONTROL ..... 77
15.11.4 EXTERNAL POWER ENABLE (EPE) CONTROL ..... 86
15.11.5 MONITORING AND FAULT REPORTING ..... 87
15.12 POWER MANAGEMENT INTERRUPTS ..... 87
15.13 POWER GOOD INDICATION ..... 88
15.14 DC-DC SYNCHRONOUS BUCK CONVERTER OPERATION ..... 90
15.14.1 OVERVIEW ..... 90
15.14.2 DC-DC SYNCHRONOUS BUCK CONVERTERS ..... 90
15.15 LDO REGULATOR OPERATION ..... 94
15.15.1 OVERVIEW ..... 94
15.15.2 LDO REGULATORS ..... 95
16 RESERVED ..... 96
17 POWER SUPPLY CONTROL ..... 97
WM8325
17.1 GENERAL DESCRIPTION ..... 97
17.2 POWER PATH MANAGEMENT INTERRUPTS ..... 97
17.3 BACKUP POWER ..... 97
18 AUXILIARY ADC ..... 98
18.1 GENERAL DESCRIPTION ..... 98
18.2 AUXADC CONTROL ..... 98
18.3 AUXADC READBACK ..... 99
18.4 DIGITAL COMPARATORS ..... 101
18.5 AUXADC INTERRUPTS ..... 103
19 RESERVED ..... 104
20 REAL-TIME CLOCK (RTC) ..... 105
20.1 GENERAL DESCRIPTION ..... 105
20.2 RTC CONTROL ..... 105
20.3 RTC INTERRUPTS ..... 107
20.4 DIGITAL RIGHTS MANAGEMENT ..... 108
20.5 BACKUP MODE CLOCKING OPTIONS ..... 108
21 GENERAL PURPOSE INPUTS I OUTPUTS (GPIO) ..... 109
21.1 GENERAL DESCRIPTION ..... 109
21.2 GPIO FUNCTIONS ..... 109
21.3 CONFIGURING GPIO PINS ..... 111
21.4 GPIO INTERRUPTS ..... 115
22 SYSTEM STATUS LED DRIVERS ..... 116
22.1 GENERAL DESCRIPTION ..... 116
22.2 LED DRIVER CONTROL ..... 116
22.2.1 OTP PROGAM STATUS ..... 116
22.2.2 POWER STATE STATUS ..... 117
22.2.3 MANUAL MODE ..... 117
22.3 LED DRIVER CONNECTIONS ..... 119
23 INTERRUPT CONTROLLER ..... 120
23.1 PRIMARY INTERRUPTS ..... 121
23.2 SECONDARY INTERRUPTS ..... 123
23.2.1 POWER STATE INTERRUPT ..... 123
23.2.2 THERMAL INTERRUPTS ..... 123
23.2.3 GPIO INTERRUPTS ..... 125
23.2.4 ON PIN INTERRUPTS ..... 125
23.2.5 WATCHDOG INTERRUPTS ..... 126
23.2.6 AUXADC INTERRUPTS ..... 126
23.2.7 POWER PATH MANAGEMENT INTERRUPTS ..... 127
23.2.8 REAL TIME CLOCK AND CRYSTAL OSCILLATOR INTERRUPTS ..... 127
23.2.9 OTP MEMORY INTERRUPTS ..... 128
23.2.10 HIGH CURRENT INTERRUPTS ..... 128
23.2.11 UNDERVOLTAGE INTERRUPTS ..... 129
24 RESETS AND SUPPLY VOLTAGE MONITORING ..... 130
24.1 RESETS ..... 130
24.2 HARDWARE RESET ..... 132
24.3 SOFTWARE RESET ..... 132
24.4 SUPPLY VOLTAGE MONITORING ..... 134
25 WATCHDOG TIMER ..... 136
26 TEMPERATURE SENSING ..... 138
27 VOLTAGE AND CURRENT REFERENCES ..... 139
27.1 VOLTAGE REFERENCE (VREF) ..... 139
27.2 CURRENT REFERENCE (IREF) ..... 139
28 REGISTER MAP OVERVIEW ..... 140
29 REGISTER BITS BY ADDRESS ..... 147
30 APPLICATIONS INFORMATION ..... 248
30.1 TYPICAL CONNECTIONS ..... 248
30.2 VOLTAGE AND CURRENT REFERENCE COMPONENTS ..... 249
30.3 DC-DC BUCK CONVERTER EXTERNAL COMPONENTS ..... 249
30.3.1 DC-DC3 / DC-DC4 DUAL MODE ..... 252
30.4 LDO REGULATOR EXTERNAL COMPONENTS ..... 253
30.5 PCB LAYOUT ..... 254
31 PACKAGE DIAGRAM ..... 255
32 IMPORTANT NOTICE ..... 256
33 REVISION HISTORY ..... 257

## 1 PIN CONFIGURATION



Top View - WM8325

## 2 ORDERING INFORMATION

| ORDER CODE | OTP | TEMPERATURE <br> RANGE (TA) | PACKAGE | MOISTURE <br> SENSITIVITY <br> LEVEL | PEAK <br> SOLDERING <br> TEMPERATURE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WM8325GEFL/V | Unprogrammed | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 81 -lead QFN $(8 \times 8 \mathrm{~mm})$ <br> $(\mathrm{Pb}-$ free $)$ | MSL3 | $260^{\circ} \mathrm{C}$ |
| WM8325GEFL/RV | Unprogrammed | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 81 -lead QFN $(8 \times 8 \mathrm{~mm})$ <br> $($ Pb-free, tape and reel) | MSL3 | $260^{\circ} \mathrm{C}$ |
| WM8325GEFLxxx/RV $*$ | Custom | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 81 -lead QFN $(8 \times 8 \mathrm{~mm})$ <br> $($ Pb-free, tape and reel) $* *$ | MSL3 | $260^{\circ} \mathrm{C}$ |

Note:
Reel quantity $=2200$

* $x x x=$ Unique OTP part number
** Custom OTP minimum order quantity 22,000.


## 3 PIN DESCRIPTION

## Notes:

1. Pins are sorted by functional groups.
2. The power domain associated with each pin is noted; VPMIC is the domain powered by LDO12 for the 'always-on' functions internal to the WM8325.
3. Note that an external level-shifter may be required when interfacing between different power domains.

| PIN | NAME | TYPE | POWER DOMAIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| Clocking and Real Time Clock |  |  |  |  |
| Y12 | XTO | Analogue Output | VPMIC | Crystal Drive Output |
| Y11 | XTI | Analogue Input |  | Crystal Drive Input or 32.768 kHz CMOS Clock Input |
| W11 | XOSCGND | Supply |  | Crystal Oscillator Ground |
| H1 | CLKOUT | Digital Output | DBVDD | CMOS Clock Output <br> Configurable Open Drain / CMOS mode. (External $4.7 \mathrm{k} \Omega$ pull-up recommended in Open Drain mode.) |
| General Purpose Input / Output and Auxiliary ADC |  |  |  |  |
| D3 | GPIO1 | Digital I/O | DBVDDor VPMIC | GPIO Pin 1 <br> Selectable pull-up/pull-down. |
| F2 | GPIO2 | Digital I/O |  | GPIO Pin 2 <br> Selectable pull-up/pull-down. |
| F3 | GPIO3 | Digital I/O |  | GPIO Pin 3 <br> Selectable pull-up/pull-down. |
| W4 | GPIO4 | Digital I/O | DBVDDor PVDD | GPIO Pin 4 <br> Selectable pull-up/pull-down. |
| Y4 | GPIO5 | Digital I/O |  | GPIO Pin 5 <br> Selectable pull-up/pull-down. |
| W5 | GPIO6 | Digital I/O |  | GPIO Pin 6 <br> Selectable pull-up/pull-down. |
| H2 | GPIO7 | Digital I/O | DBVDDor VPMIC | GPIO Pin 7 <br> Selectable pull-up/pull-down. |
| H3 | GPIO8 | Digital I/O |  | GPIO Pin 8 <br> Selectable pull-up/pull-down. |
| K3 | GPIO9 | Digital I/O |  | GPIO Pin 9 <br> Selectable pull-up/pull-down. |
| Y5 | GPIO10 | Digital I/O | DBVDDor PVDD | GPIO Pin 10 / Auxiliary ADC input Selectable GPIO pull-up/pull-down. |
| Y6 | GPIO11 | Digital I/O |  | GPIO Pin 11 / Auxiliary ADC input Selectable GPIO pull-up/pull-down. |
| W6 | GPIO12 | Digital I/O |  | GPIO Pin 12 / Auxiliary ADC input Selectable GPIO pull-up/pull-down. |


| PIN | NAME | TYPE | POWER DOMAIN | DESCRIPTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Processor Interface and IC Control |  |  |  |  |  |
| W9 | $\overline{\mathrm{ON}}$ | Digital Input | VPMIC | ON Request Pin (Internal pull-up) |  |
| B10 | RESET | Digital I/O | DBVDD | System Reset Input and Open Drain Output. (Internal pull-up) |  |
| A11 | $\overline{\text { IRQ }}$ | Digital Output | DBVDD | PMIC Interrupt Flag Output. <br> Configurable Open Drain / CMOS mode. (Internal pull-up in Open Drain mode.) |  |
| E1 | CIFMODE | Digital Input | DBVDD | Primary Control Interface Mode Select: <br> $0=I^{2} \mathrm{C}$ Compatible Control Interface Mode <br> 1 = SPI Compatible Control Interface Mode |  |
|  |  |  |  | SPI Compatible Control Interface Mode | $I^{2} \mathrm{C}$ Compatible Control Interface Mode |
| D2 | SDOUT1 | Digital Output |  | Control Interface Serial Data Out. <br> Open Drain output; external $4.7 \mathrm{k} \Omega$ pull-up recommended. | No Function |
| B9 | SCLK1 | Digital Input |  | Control Interface Serial Clock | Control Interface Serial Clock |
| A9 | SDA1 | Digital I/O | DBVDD | Control Interface Serial Data In | Control Interface Serial <br> Data Input and Open Drain Output. <br> External $4.7 \mathrm{k} \Omega$ pull-up recommended. <br> (Output can extend above DBVDD domain.) |
| A10 | $\overline{\mathrm{CS}}$ | Digital Input |  | Control Interface Chip Select | $I^{2} \mathrm{C}$ Address Select: $\begin{aligned} & 0=68 h \\ & 1=6 \mathrm{Ch} \end{aligned}$ |
| Y10 | SCLK2 | Digital I/O |  | Control Interface Serial InstantConfig ${ }^{\text {TM }}$ EEPROM (Internal pull-down) | for external E) |
| W10 | SDA2 | Digital I/O |  | Control Interface Serial InstantConfig ${ }^{\text {TM }}$ EEPROM (Internal pull-down) | o/from external E) |
| B11 | DBVDD1 | Supply |  | Digital Buffer Supply |  |
| F1 | DBVDD2 | Supply |  | Digital Buffer Supply |  |
| OTP Memory |  |  |  |  |  |
| Y3 | PROGVDD | Supply |  | High-voltage input for OTP programming. |  |


| PIN | NAME | TYPE | POWER DOMAIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| DC-DC Converters and LDO Regulators |  |  |  |  |
| B7 | DC1GND | Supply |  | DC-DC1 Power Ground |
| A8 | DC1FB | Analogue Input | DC1VDD | DC-DC1 Feedback Pin |
| A7 | DC1LX | Analogue I/O |  | DC-DC1 Inductor Connection |
| B8 | DC1VDD | Supply |  | DC-DC1 Power Input (connect to PVDD system supply) |
| B6 | DC2GND | Supply |  | DC-DC2 Power Ground |
| A5 | DC2FB | Analogue Input | DC2VDD | DC-DC2 Feedback Pin |
| A6 | DC2LX | Analogue I/O |  | DC-DC2 Inductor Connection |
| B5 | DC2VDD | Supply |  | DC-DC2 Power Input (connect to PVDD system supply) |
| M1 | DC3GND | Supply |  | DC-DC3 Power Ground |
| J1 | DC3FB | Analogue Input | DC3VDD | DC-DC3 Feedback Pin |
| L1 | DC3LX | Analogue 1/O |  | DC-DC3 Inductor Connection |
| K1 | DC3VDD | Supply |  | DC-DC3 Power Input (connect to PVDD system supply) |
| N1 | DC4GND | Supply |  | DC-DC4 Power Ground |
| T1 | DC4FB | Analogue Input | DC4VDD | DC-DC4 Feedback Pin |
| P1 | DC4LX | Analogue I/O |  | DC-DC4 Inductor Connection |
| R1 | DC4VDD | Supply |  | DC-DC4 Power Input (connect to PVDD system supply) |
| A3 | LDO1_2VDD | Supply |  | LDO1 \& LDO2 Power Input |
| B2 | LDO1VOUT | Analogue Output | LDO1VDD | LDO1 Power Output |
| B3 | LDO2VOUT | Analogue Output | LDO2VDD | LDO2 Power Output |
| B4 | LDO3VDD | Supply |  | LDO3 Power Input |
| A4 | LDO3VOUT | Analogue Output | LDO3VDD | LDO3 Power Output |
| W3 | LDO4VDD | Supply |  | LDO4 Power Input |
| Y2 | LDO4VOUT | Analogue Output | LDO4VDD | LDO4 Power Output |
| Y1 | LDO5VDD | Supply |  | LDO5 Power Input |
| W2 | LDO5VOUT | Analogue Output | LDO5VDD | LDO5 Power Output |
| W1 | LDO6VDD | Supply |  | LDO6 Power Input |
| V1 | LDO6VOUT | Analogue Output | LDO6VDD | LDO6 Power Output |
| R3 | LDO7_8VDD | Supply |  | LDO7 \& LDO8 Power Input |
| N2 | LDO7VOUT | Analogue Output | LDO7VDD | LDO7 Power Output |
| R2 | LDO8VOUT | Analogue Output | LDO8VDD | LDO8 Power Output |
| M2 | LDO9_10VDD | Supply |  | LDO9 Power Input |
| M3 | LDO9VOUT | Analogue Output | LDO9VDD | LDO9 Power Output |
| N3 | LDO10VOUT | Analogue Output | LDO10VDD | LDO10 Power Output |
| V3 | LDO11VOUT | Analogue Output | PVDD | LDO11 (Alive) Power Output |
| Y8 | LDO12VOUT | Analogue I/O | PVDD | LDO12 (Internal VPMIC) Output; Backup battery supply input / output |
| W7 | LDO13VOUT1 | Analogue 1/O | PVDD | LDO13 (Internal INTVDD) Output; not for general use |
| K2 | LDO13VOUT2 | Analogue I/O | PVDD | LDO13 - Connect to LDO13VOUT1 (W7) |
| Voltage and Current References |  |  |  |  |
| W8 | VREFC | Analogue 1/O | VPMIC | Voltage Reference capacitor connection point |
| Y9 | IREFR | Analogue I/O |  | Current Reference resistor connection point |
| System LED Drivers |  |  |  |  |
| U3 | LED1 | Digital Output | PVDD | Status LED Driver 1. Open Drain Output |
| U2 | LED2 | Digital Output |  | Status LED Driver 2. Open Drain Output |


| PIN | NAME | TYPE | POWER DOMAIN | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| System Power |  |  |  |  |
| U1 | PVDD1 | Supply |  | System VDD Supply |
| Y7 | PVDD2 | Supply |  | System VDD Supply |
| V4 | PVDD3 | Supply |  | System VDD Supply |
| EGP | Exposed Ground Paddle | Analogue Ground |  | Ground |
| Miscellaneous |  |  |  |  |
| A1, A2, B1, C1, D1, V2 | DNC |  |  | Do Not Connect |
| G1, W12 | TEST |  |  | Test function (connect to GND) |

## 4 THERMAL CHARACTERISTICS

Thermal analysis must be performed in the intended application to prevent the WM8325 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND balls through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air:

- Package top to air (convection and radiation).
- Package bottom to PCB (convection and radiation).
- Package leads to PCB (conduction).
(Note that radiation is not normally significant at the moderate temperatures experienced in typical applications.)


The temperature rise $T_{R}$ is given by $T_{R}=P_{D}{ }^{*} \Theta_{J A}$

- $\quad P_{D}$ is the power dissipated by the device.
- $\quad \Theta_{\mathrm{JA}}$ is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air.
- For WM8325, $\Theta_{\mathrm{JA}}=24^{\circ} \mathrm{C} / \mathrm{W}$
- The quoted $\Theta_{J A}$ is based on testing to the EIA/JEDEC-51-2 test environment (ie. $1 \mathrm{ft}^{3}$ box, still air, with specific PCB stack-up and tracking rules). Note that this is not guaranteed to reflect all typical end applications.

The junction temperature $T_{J}$ is given by $T_{J}=T_{A}+T_{R}$

- $\quad T_{A}$, is the ambient temperature.

The worst case conditions are when the WM8325 is operating in a high ambient temperature, and under conditions which cause high power dissipation, such as the DC-DC converters operating at low supply voltage, high duty cycle and high output current. Under such conditions, it is possible that the heat dissipated could cause the maximum junction temperature of the device to be exceeded. Care must be taken to avoid this situation. An example calculation of the junction temperature is given below.

$$
\begin{array}{ll}
- & P_{D}=500 \mathrm{~mW} \text { (example figure) } \\
- & \Theta_{J A}=24^{\circ} \mathrm{C} / \mathrm{W} \\
- & T_{R}=P_{D}{ }^{*} \Theta_{J A}=12^{\circ} \mathrm{C} \\
- & T_{A}=85^{\circ} \mathrm{C} \text { (example figure) } \\
- & T_{J}=T_{A}+T_{R}=97^{\circ} \mathrm{C}
\end{array}
$$

The minimum and maximum operating junction temperatures for the WM8325 are quoted in Section 5. The maximum junction temperature is $125^{\circ} \mathrm{C}$. Therefore, the junction temperature in the above example is within the operating limits of the WM8325.

## 5 ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.


ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:
MSL1 = unlimited floor life at $<30^{\circ} \mathrm{C} / 85 \%$ Relative Humidity. Not normally stored in moisture barrier bag. MSL2 = out of bag storage for 1 year at $<30^{\circ} \mathrm{C} / 60 \%$ Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at $<30^{\circ} \mathrm{C} / 60 \%$ Relative Humidity. Supplied in moisture barrier bag.
The WM8325 has been classified as MSL3.

| CONDITION | MIN | MAX |
| :--- | :--- | :---: |
| OTP Programming Supply (PROGVDD) | -0.3 V | 7.0 V |
| System supply (PVDD1, PVDD2, PVDD3) | -0.3 V | 7.0 V |
| Input voltage for LDO regulators | -0.3 V | 7.0 V |
| Input voltage for DC-DC converters | -0.3 V | 7.0 V |
| Digital buffer supply (DBVDD1, DBVDD2) | -0.3 V | 4.5 V |
| Voltage range for digital inputs | -0.3 V | $\mathrm{DBVDD}+0.3 \mathrm{~V}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $-40^{\circ} \mathrm{C}$ | $+85^{\circ} \mathrm{C}$ |
| Junction Temperature, $\mathrm{T}_{\mathrm{J}}$ | $-40^{\circ} \mathrm{C}$ | $+125^{\circ} \mathrm{C}$ |
| Thermal Impedance Junction to Ambient, $\theta_{\mathrm{JA}}$ |  | $24^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature prior to soldering | $-60^{\circ} \mathrm{C}$ | $+150^{\circ} \mathrm{C}$ max $/ 60 \% \mathrm{RH}$ max |
| Storage temperature after soldering |  | $+260^{\circ} \mathrm{C}$ |
| Soldering temperature (10 seconds) |  |  |
| Note: These ratings assume that all ground pins are at 0 V. |  |  |

## 6 RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| System power source | PVDD1, PVDD2, PVDD3 | 2.7 |  | 5.5 | V |
| Digital buffer supply | DBVDD1, DBVDD2 | 1.71 |  | 3.6 | V |
| OTP Programming Supply <br> (see note) | PROGVDD | 6.25 | 6.5 | 6.75 | V |
|  | LDO12VOUT |  | 3.3 |  | V |
| Ground | Exposed Ground Paddle <br> (EGP), DC1GND, DC2GND, <br> DC3GND, DC4GND, <br> XOSCGND |  | 0 | V |  |

Note:
The OTP Programming Supply PROGVDD should only be present when programming the OTP. At other times, this pin should be left unconnected. The LDO12VOUT must be overdriven by an external supply when programming the OTP. At other times, the voltage at this pin is driven by the internal circuits of the WM8325.

## 7 ELECTRICAL CHARACTERISTICS

### 7.1 DC-DC SYNCHRONOUS BUCK CONVERTERS

DC-DC1
Unless otherwise noted: $\mathrm{V}_{\mathbb{I}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{MODE}=\mathrm{FCCM}^{(1)}, \mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; typical values are at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | 2.7 |  | 5.5 | V |
| Programmable Output Voltage | $V_{\text {OUT }}$ | $\mathrm{F}_{\text {Sw }}=2 \mathrm{MHz}$ | 0.6 |  | 1.8 | V |
|  |  | $\mathrm{F}_{\text {SW }}=4 \mathrm{MHz}$ | 0.6 |  | 1.4 |  |
| $\mathrm{V}_{\text {Out }}$ Step Size | Vout_Step |  |  | 12.5 |  | mV |
| $V_{\text {out }}$ Accuracy | $\mathrm{V}_{\text {OUT_ACC }}$ | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{I}_{\text {Out }}=0 \mathrm{~mA}$ to 1250 mA | -2.5 |  | +2.5 | \% |
| Undervoltage margin | $\mathrm{V}_{\text {UV }}$ | $0.6 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }}<0.9 \mathrm{~V}$ |  | 50 |  | mV |
|  |  | $0.9 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }}<1.3 \mathrm{~V}$ |  | 80 |  |  |
|  |  | $1.3 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 1.8 \mathrm{~V}$ |  | 100 |  |  |
| Overvoltage margin | Vov | $0.6 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq 1.8 \mathrm{~V}$ |  | 100 |  | mV |
| Output Current | lout | FCCM ${ }^{(1)}$ and Auto (CCM/DCM with $\mathrm{PS}^{(2)}$ ) Modes | 0 |  | 1250 | mA |
|  |  | Hysteretic Mode | 0 |  | 150 |  |
|  |  | LDO Mode | 0 |  | 10 |  |
| P-channel Current Limit | IP _LIM | DC1_FREQ = 01 or 10 |  | 1850 |  | mA |
|  |  | DC1_FREQ = 11 |  | 2050 |  |  |
| Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | $\mathrm{I}_{\text {OUt }}=0 \mathrm{~mA}, \mathrm{FCCM}^{(1)}$ and Auto (CCM/DCM with $\mathrm{PS}^{(2)}$ ) Modes (excluding switching losses) |  | 585 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{I}_{\text {Out }}=0 \mathrm{~mA}$, Hysteretic Mode |  | 100 |  |  |
|  |  | $\mathrm{l}_{\text {Out }}=0 \mathrm{~mA}$, LDO Mode |  | 25 |  |  |
| Shutdown Current | $I_{\text {SD }}$ | DC1_ENA = 0 |  | 0.01 |  | $\mu \mathrm{A}$ |
| P-channel On Resistance | $\mathrm{R}_{\text {DSP }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.8 \mathrm{~V}, \mathrm{I}_{\mathrm{DCmLX}}=100 \mathrm{~mA}$ |  | 150 |  | $\mathrm{m} \Omega$ |
| N -channel On Resistance | $\mathrm{R}_{\text {DSN }}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GS}}=3.8 \mathrm{~V}, \mathrm{I}_{\mathrm{DCmLX}}=-100 \mathrm{~mA}$ |  | 140 |  | $\mathrm{m} \Omega$ |
| Switching <br> Frequency | $\mathrm{F}_{\text {Sw }}$ | DC1_FREQ = 01 |  | 2 |  | MHz |
|  |  | DC1_FREQ $=1 \mathrm{X}$ |  | 4 |  |  |

## Notes:

1. Forced Continuous Conduction Mode
2. Continuous / Discontinuous Conduction with Pulse-Skipping Mode

## DC-DC2

Unless otherwise noted: $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{MODE}=\mathrm{FCCM}^{(1)}, \mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; typical values are at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$


## Notes:

1. Forced Continuous Conduction Mode
2. Continuous / Discontinuous Conduction with Pulse-Skipping Mode

## DC-DC3 and DC-DC4

Unless otherwise noted: $\mathrm{V}_{\mathbb{I}}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{MODE}=\mathrm{FCCM}^{(1)}, \mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; typical values are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$


## Notes:

1. Forced Continuous Conduction Mode
2. Continuous / Discontinuous Conduction with Pulse-Skipping Mode
3. The maximum output current in Hysteretic mode can be adjusted using the DCm_STNBY_LIM registers
4. In FCCM mode, the minimum $\mathrm{V}_{\text {out }}$ is 1.2 V
5. In Dual mode operation, the ratings are 'per converter'. The combined maximum output current is 1600 mA

### 7.2 LDO REGULATORS

LDO1
Unless otherwise noted: $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | 1.5 |  | 5.5 | V |
| Programmable Output Voltage | $\mathrm{V}_{\text {OUT }}$ |  | 0.9 |  | 3.3 | V |
| $\mathrm{V}_{\text {Out }}$ Step Size | Vout_Step | $\mathrm{V}_{\text {OUT }}=0.9 \mathrm{~V}$ to 1.6 V |  | 50 |  | mV |
|  |  | $\mathrm{V}_{\text {OUT }}=1.7 \mathrm{~V}$ to 3.3 V |  | 100 |  |  |
| Output Current | lout | Normal mode | 0 |  | 300 | mA |
|  |  | Low power mode, LDOn_LP_MODE=0 | 0 |  | 50 |  |
|  |  | Low power mode, LDOn_LP_MODE=1 | 0 |  | 20 |  |
| Vout Accuracy | $V_{\text {OUt_Acc }}$ | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ | -3 |  | +3 | \% |
| Line Regulation | Vout line | $\mathrm{V}_{\text {IN }}=\left(\mathrm{V}_{\text {OUT }}+0.5\right) \text { to } 5.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=150 \mathrm{~mA}$ <br> Note that $\mathrm{V}_{\text {IN }}$ must be $>=1.5 \mathrm{~V}$ |  | 0.1 |  | \%/V |
| Load Regulation | Vout load | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 300 mA |  | 0.011 |  | \%/mA |
| Dropout Voltage | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {LOAD }}=150 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}>2.7 \mathrm{~V}$ |  | 250 |  | mV |
|  |  | $\mathrm{I}_{\text {LOAD }}=150 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} 1.8 \mathrm{~V}$ to 2.7 V |  | 300 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=150 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}<1.8 \mathrm{~V}$ |  | 500 |  |  |
| Undervoltage level | $V_{\text {OUT }}$ | $\mathrm{V}_{\text {OUt }}$ Falling |  | 88 |  | \% |
| Quiescent Current | $\mathrm{I}_{Q}$ | Normal mode, no load |  | 30 |  | $\mu \mathrm{A}$ |
|  |  | Low power mode, LDOn_LP_MODE=0, no load |  | 10 |  |  |
|  |  | Low power mode, LDOn_LP_MODE=1, no load |  | 5 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 300 mA | $\mathrm{I}_{\mathrm{Q}}$ ( no load) + 1\% of load |  |  |  |
| Power Supply Rejection Ratio | PSRR | $\mathrm{I}_{\text {LOAD }}=150 \mathrm{~mA},<=1 \mathrm{kHz}$ |  | 53 |  | dB |
|  |  | $\mathrm{I}_{\text {LOAD }}=150 \mathrm{~mA}, 10 \mathrm{kHz}$ |  | 53 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=150 \mathrm{~mA}, 100 \mathrm{kHz}$ |  | 32 |  |  |
| On Resistance (Switch mode) | $\mathrm{R}_{\text {DSON }}$ | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 1.5 |  | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 1.2 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 0.85 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 0.7 |  |  |
| Current Limit (Switch mode) | ICL | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 600 |  | mA |
| Start-up time | $\mathrm{t}_{\text {start_up }}$ | No load, Output cap $2.2 \mu \mathrm{~F}, 90 \%$ of $\mathrm{V}_{\text {OUT }}$ |  | 10 |  | $\mu \mathrm{s}$ |
| Shutdown time | $\mathrm{t}_{\text {shut_down }}$ | No load, Output cap $2.2 \mu \mathrm{~F}, 10 \%$ of $\mathrm{V}_{\text {OUT }}$ |  |  | 10 | ms |

## LDO2, LDO3

Unless otherwise noted: $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | 1.5 |  | 5.5 | V |
| Programmable Output Voltage | $\mathrm{V}_{\text {OUT }}$ |  | 0.9 |  | 3.3 | V |
| $\mathrm{V}_{\text {Out }}$ Step Size | $\mathrm{V}_{\text {OUt_Step }}$ | $\mathrm{V}_{\text {OUt }}=0.9 \mathrm{~V}$ to 1.6 V |  | 50 |  | mV |
|  |  | $\mathrm{V}_{\text {OUT }}=1.7 \mathrm{~V}$ to 3.3 V |  | 100 |  |  |
| Output Current | lout | Normal mode | 0 |  | 200 | mA |
|  |  | Low power mode, LDOn_LP_MODE=0 | 0 |  | 50 |  |
|  |  | Low power mode, LDOn_LP_MODE=1 | 0 |  | 20 |  |
| $\mathrm{V}_{\text {OUt }}$ Accuracy | $V_{\text {OUT_ACC }}$ | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ | -3 |  | +3 | \% |
| Line Regulation | $\mathrm{V}_{\text {OUt Line }}$ | $\mathrm{V}_{\text {IN }}=\left(\mathrm{V}_{\text {OUT }}+0.5\right) \text { to } 5.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ <br> Note that $\mathrm{V}_{\mathbb{I N}}$ must be $>=1.5 \mathrm{~V}$ |  | 0.1 |  | \%/V |
| Load Regulation | $V_{\text {Out load }}$ | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 200 mA |  | 0.011 |  | \%/mA |


| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dropout Voltage | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}>2.7 \mathrm{~V}$ |  | 200 |  | mV |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} 1.8 \mathrm{~V}$ to 2.7 V |  | 250 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}<1.8 \mathrm{~V}$ |  | 400 |  |  |
| Undervoltage level | $V_{\text {OUT }}$ | $V_{\text {OUT }}$ Falling |  | 88 |  | \% |
| Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | Normal mode, no load |  | 30 |  | $\mu \mathrm{A}$ |
|  |  | Low power mode, LDOn_LP_MODE=0, no load |  | 10 |  |  |
|  |  | Low power mode, LDOn_LP_MODE=1, no load |  | 5 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 200 mA | $\mathrm{I}_{\mathrm{Q}}($ no load) $+1 \%$ of load |  |  |  |
| Power Supply Rejection Ratio | PSRR | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA},<=1 \mathrm{kHz}$ |  | 55 |  | dB |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, 10 \mathrm{kHz}$ |  | 55 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, 100 \mathrm{kHz}$ |  | 32 |  |  |
| On Resistance (Switch mode) | $\mathrm{R}_{\text {DSoN }}$ | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 1.5 |  | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 1.2 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 0.85 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 0.7 |  |  |
| Current Limit (Switch mode) | $\mathrm{I}_{\text {CL }}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 400 |  | mA |
| Start-up time | $t_{\text {start_up }}$ | No load, Output cap $2.2 \mu \mathrm{~F}, 90 \%$ of $\mathrm{V}_{\text {out }}$ |  | 10 |  | $\mu \mathrm{s}$ |
| Shutdown time | $\mathrm{t}_{\text {shut_down }}$ | No load, Output cap $2.2 \mu \mathrm{~F}, 10 \%$ of $\mathrm{V}_{\text {out }}$ |  |  | 10 | ms |

LDO4, LDO5, LDO6
Unless otherwise noted: $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$.

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | 1.5 |  | 5.5 | V |
| Programmable Output Voltage | $\mathrm{V}_{\text {OUT }}$ |  | 0.9 |  | 3.3 | V |
| $\mathrm{V}_{\text {out }}$ Step Size | Vout_Step | $\mathrm{V}_{\text {OUT }}=0.9 \mathrm{~V}$ to 1.6 V |  | 50 |  | mV |
|  |  | $\mathrm{V}_{\text {OUT }}=1.7 \mathrm{~V}$ to 3.3 V |  | 100 |  |  |
| Output Current | lout | Normal mode | 0 |  | 100 | mA |
|  |  | Low power mode, LDOn_LP_MODE=0 | 0 |  | 50 |  |
|  |  | Low power mode, LDOn_LP_MODE=1 | 0 |  | 20 |  |
| $V_{\text {out }}$ Accuracy | $V_{\text {OUT_ACC }}$ | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ | -3 |  | +3 | \% |
| Line Regulation | Vout line | $\mathrm{V}_{\text {IN }}=\left(\mathrm{V}_{\text {OUT }}+0.5\right) \text { to } 5.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA}$ <br> Note that $\mathrm{V}_{\text {IN }}$ must be $>=1.5 \mathrm{~V}$ |  | 0.1 |  | \%/V |
| Load Regulation | $V_{\text {Out load }}$ | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 100 mA |  | 0.022 |  | \%/mA |
| Dropout Voltage | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}>2.7 \mathrm{~V}$ |  | 200 |  | mV |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }} 1.8 \mathrm{~V}$ to 2.7 V |  | 250 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}<1.8 \mathrm{~V}$ |  | 400 |  |  |
| Undervoltage level | $V_{\text {OUT }}$ | $\mathrm{V}_{\text {OUt }}$ Falling |  | 88 |  | \% |
| Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | Normal mode, no load |  | 30 |  | $\mu \mathrm{A}$ |
|  |  | Low power mode, LDOn_LP_MODE=0, no load |  | 10 |  |  |
|  |  | Low power mode, LDOn_LP_MODE=1, no load |  | 5 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 100 mA | $\mathrm{I}_{\mathrm{Q}}($ no load) $+1 \%$ of load |  |  |  |
| Power Supply | PSRR | $\mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA},<=1 \mathrm{kHz}$ |  | 55 |  | dB |
| Rejection Ratio |  | $\mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA}, 10 \mathrm{kHz}$ |  | 55 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=50 \mathrm{~mA}, 100 \mathrm{kHz}$ |  | 32 |  |  |
| On Resistance | $\mathrm{R}_{\text {DSoN }}$ | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 3.2 |  | $\Omega$ |
| (Switch mode) |  | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 2.1 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 1.35 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 1.1 |  |  |

wolfsoni

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Current Limit <br> (Switch mode) | $\mathrm{I}_{\mathrm{CL}}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 230 | mA |  |
| Start-up time | $\mathrm{t}_{\text {start_up }}$ | No load, Output cap $2.2 \mu \mathrm{~F}, 90 \%$ of $\mathrm{V}_{\text {OUT }}$ |  | 10 |  | $\mu \mathrm{~s}$ |
| Shutdown time | $\mathrm{t}_{\text {shut_down }}$ | No load, Output cap $2.2 \mu \mathrm{~F}, 10 \%$ of $\mathrm{V}_{\text {OUT }}$ |  |  | 10 | ms |

LDO7, LDO8
Unless otherwise noted: $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | 1.71 |  | 5.5 | V |
| Programmable Output Voltage | $\mathrm{V}_{\text {OUT }}$ |  | 1.0 |  | 3.5 | V |
| Vout ${ }^{\text {Step Size }}$ | Vout_Step | $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ to 1.6 V |  | 50 |  | mV |
|  |  | $\mathrm{V}_{\text {OUT }}=1.7 \mathrm{~V}$ to 3.5 V |  | 100 |  |  |
| Output Current | lout | Normal mode | 0 |  | 200 | mA |
|  |  | Low Power mode | 0 |  | 50 |  |
| $\mathrm{V}_{\text {Out }}$ Accuracy | $V_{\text {OUT_ACC }}$ | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ | -2.5 |  | +2.5 | \% |
| Line Regulation | $\mathrm{V}_{\text {Out line }}$ | $\mathrm{V}_{\text {IN }}=\left(\mathrm{V}_{\text {OUT }}+0.5\right) \text { to } 5.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ <br> Note that $\mathrm{V}_{\text {IN }}$ must be $>=1.71 \mathrm{~V}$ |  | 0.025 |  | \%/V |
| Load Regulation | Vout load | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 200 mA |  | 0.003 |  | \%/mA |
| Dropout Voltage | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ |  | 95 |  | mV |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$ |  | 65 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  | 60 |  |  |
| Undervoltage level | $V_{\text {OUT }}$ | $\mathrm{V}_{\text {OUt }}$ Falling |  | 93 |  | \% |
| Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | Normal mode, no load |  | 110 |  | $\mu \mathrm{A}$ |
|  |  | Low Power mode, no load |  | 70 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 200 mA | $\mathrm{I}_{\mathrm{Q}}($ no load) $+0.1 \%$ of load |  |  |  |
| Power Supply Rejection Ratio | PSRR | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA},<=1 \mathrm{kHz}$ |  | 70 |  | dB |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, 10 \mathrm{kHz}$ |  | 67 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, 100 \mathrm{kHz}$ |  | 48 |  |  |
| Output noise voltage | $V_{\text {OUT }}$ | $\mathrm{f}=10 \mathrm{~Hz}$ to $100 \mathrm{kHz} ; \mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ |  | 30 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $\mathrm{f}=10 \mathrm{~Hz}$ to $100 \mathrm{kHz} ; \mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  | 32 |  |  |
|  |  | $\mathrm{f}=10 \mathrm{~Hz}$ to $100 \mathrm{kHz} ; \mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 32 |  |  |
| On Resistance (Switch mode) | $\mathrm{R}_{\text {DSON }}$ | $\mathrm{V}_{\text {IN }}=1.71 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 550 |  | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 500 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 330 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.5 \mathrm{~V}$, $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 250 |  |  |
| Current Limit (Switch mode) | $\mathrm{I}_{\text {CL }}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 320 |  | mA |
| Start-up time | $\mathrm{t}_{\text {start_up }}$ | No load, Output cap $4.7 \mu \mathrm{~F}, 90 \%$ of $\mathrm{V}_{\text {out }}$ |  | 50 |  | $\mu \mathrm{s}$ |
| Shutdown time | $\mathrm{t}_{\text {shut_down }}$ | No load, Output cap $4.7 \mu \mathrm{~F}, 10 \%$ of $\mathrm{V}_{\text {out }}$ |  |  | 10 | ms |

## LDO9, LDO10

Unless otherwise noted: $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ |  | 1.71 |  | 5.5 | V |
| Programmable Output Voltage | $\mathrm{V}_{\text {OUT }}$ |  | 1.0 |  | 3.5 | V |
| $\mathrm{V}_{\text {out }}$ Step Size | Vout_STEP | $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ to 1.6 V |  | 50 |  | mV |
|  |  | $\mathrm{V}_{\text {OUT }}=1.7 \mathrm{~V}$ to 3.5 V |  | 100 |  |  |
| Output Current | lout | Normal mode | 0 |  | 150 | mA |
|  |  | Low Power mode | 0 |  | 50 |  |


| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {out }}$ Accuracy | Vout_acc | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ | -2.5 |  | +2.5 | \% |
| Line Regulation | $\mathrm{V}_{\text {OUt Line }}$ | $\mathrm{V}_{\mathrm{IN}}=\left(\mathrm{V}_{\text {OUT }}+0.5\right) \text { to } 5.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=75 \mathrm{~mA}$ <br> Note that $\mathrm{V}_{\text {IN }}$ must be $>=1.71 \mathrm{~V}$ |  | 0.025 |  | \%/V |
| Load Regulation | $V_{\text {OUt Load }}$ | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 150 mA |  | 0.004 |  | \%/mA |
| Dropout Voltage | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ |  | 135 |  | mV |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$ |  | 100 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  | 90 |  |  |
| Undervoltage level | $V_{\text {OUT }}$ | $\mathrm{V}_{\text {OUT }}$ Falling |  | 93 |  | \% |
| Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | Normal mode, no load |  | 110 |  | $\mu \mathrm{A}$ |
|  |  | Low Power mode, no load |  | 70 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ to 150 mA | $\mathrm{I}_{\mathrm{Q}}($ no load) $+0.1 \%$ of load |  |  |  |
| Power Supply Rejection Ratio | PSRR | $\mathrm{I}_{\text {LOAD }}=75 \mathrm{~mA},<=1 \mathrm{kHz}$ |  | 73 |  | dB |
|  |  | $\mathrm{I}_{\text {LOAD }}=75 \mathrm{~mA}, 10 \mathrm{kHz}$ |  | 69 |  |  |
|  |  | $\mathrm{I}_{\text {LOAD }}=75 \mathrm{~mA}, 100 \mathrm{kHz}$ |  | 49 |  |  |
| Output noise voltage | $V_{\text {OUT }}$ | $\mathrm{f}=10 \mathrm{~Hz}$ to 100 kHz ; $\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ |  | 30 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
|  |  | $\mathrm{f}=10 \mathrm{~Hz}$ to $100 \mathrm{kHz} ; \mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=10 \mathrm{~mA}$ |  | 32 |  |  |
|  |  | $\mathrm{f}=10 \mathrm{~Hz}$ to $100 \mathrm{kHz} ; \mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 32 |  |  |
| On Resistance (Switch mode) | $\mathrm{R}_{\text {DSoN }}$ | $\mathrm{V}_{\text {IN }}=1.71 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 1000 |  | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 930 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 610 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.5 \mathrm{~V}, \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA}$ |  | 430 |  |  |
| Current Limit (Switch mode) | $\mathrm{I}_{\mathrm{CL}}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 250 |  | mA |
| Start-up time | $\mathrm{t}_{\text {start_up }}$ | No load, Output cap $4.7 \mu \mathrm{~F}, 90 \%$ of $\mathrm{V}_{\text {OUt }}$ |  | 70 |  | $\mu \mathrm{s}$ |
| Shutdown time | $\mathrm{t}_{\text {shut_down }}$ | No load, Output cap $4.7 \mu \mathrm{~F}, 10 \%$ of $\mathrm{V}_{\text {OUt }}$ |  |  | 10 | ms |

LDO11
Unless otherwise noted: $\mathrm{V}_{\text {IN }}=3.8 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Programmable Output Voltage | $V_{\text {OUt }}$ |  | 0.8 |  | 1.55 | V |
| Vout Step Size | Vout_Step |  |  | 50 |  | mV |
| Output Current | lout | PVDD < 3.1V | 0 |  | 10 | mA |
|  |  | PVDD $\geq 3.1 \mathrm{~V}$ | 0 |  | 25 |  |
| Vout Accuracy | $\mathrm{V}_{\text {OUT }}$ | $\mathrm{V}_{\text {IN }}=2.7$ to $5.5 \mathrm{~V} ; \mathrm{I}_{\text {LOAD }}=100 \mu \mathrm{~A}$ | -4 |  | +4 | \% |
| Line Regulation | $\mathrm{V}_{\text {out line }}$ | $\mathrm{V}_{\text {IN }}=2.7$ to 5.5 V ; $\mathrm{I}_{\text {LOAD }}=1 \mathrm{~mA}$ |  | 0.4 |  | \%/V |
| Load Regulation | Vout load | $\mathrm{I}_{\text {LOAD }}=100 \mu \mathrm{~A}$ to 10 mA |  | 0.2 |  | \%/mA |
| Quiescent Current | $\mathrm{I}_{\mathrm{Q}}$ | No load |  | 2.5 |  | $\mu \mathrm{A}$ |
| Start-up time | $\mathrm{t}_{\text {start_up }}$ | No load, Output cap $0.1 \mu \mathrm{~F}, 90 \%$ of $\mathrm{V}_{\text {out }}$ |  | 0.3 | 1 | ms |
| Shutdown time | $\mathrm{t}_{\text {shut_down }}$ | No load, Output cap $0.1 \mu \mathrm{~F}, 10 \%$ of $\mathrm{V}_{\text {OUt }}$ |  | 0.3 | 1 | ms |

### 7.3 RESET THRESHOLDS

Unless otherwise noted: $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power On Reset |  |  |  |  |  |  |
| Power on Reset threshold VPMIC (LDO12VOUT) voltage at which device transitions between NO POWER and BACKUP states | $V_{\text {Por, de- }}$ ASSERT | VPMIC rising |  | 1.18 |  | V |
|  | $V_{\text {POR, ASSERT }}$ | VPMIC falling |  | 1.08 |  | V |
| Power on Reset hysteresis | $\mathrm{V}_{\text {POR, HYST }}$ |  |  | 100 |  | mV |
| Device Reset Control |  |  |  |  |  |  |
| Device Reset threshold VPMIC (LDO12VOUT) voltage at which device transitions between BACKUP and OFF states | $V_{\text {RES }, ~ d e-~}^{\text {I }}$ ASSERT | VPMIC rising |  | 1.89 |  | V |
|  | $V_{\text {RES, ASSERT }}$ | VPMIC falling |  | 1.80 |  | V |
| Device Reset hysteresis | $\mathrm{V}_{\text {RES, HYST }}$ |  |  | 90 |  | mV |
| Device Shutdown |  |  |  |  |  |  |
| Shutdown threshold PVDD voltage at which the device forces an OFF transition | $\mathrm{V}_{\text {SHutdown }}$ | PVDD falling |  | 2.7 |  | V |
| SYSLO threshold accuracy PVDD voltage at which SYSLO is asserted. | $\mathrm{V}_{\text {SYSLO }}$ | PVDD falling, <br> $\mathrm{V}_{\text {SYSLO }}$ set by SYSLO_THR <br> (2.8V to 3.5 V ) | -3 |  | +3 | \% |
| SYSOK threshold accuracy PVDD voltage at which SYSOK is asserted. | $\mathrm{V}_{\text {SYSOK }}$ | PVDD rising, <br> $\mathrm{V}_{\text {SYsok }}$ set by SYSOK_THR ( 2.8 V to 3.5 V ) <br> Note the SYSOK hysteresis margin ( $\mathrm{V}_{\text {SYSOK, HYST }}$ ) is added to SYSOK_THR. | -3 |  | +3 | \% |
| SYSOK hysteresis | $\mathrm{V}_{\text {SYSOK, HYST }}$ |  |  | 40 |  | mV |

### 7.4 REFERENCES

Unless otherwise noted: $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Reference | $\mathrm{V}_{\mathrm{VREFC}}$ |  |  | 0.8 |  | V |
| Current Reference | $\mathrm{V}_{\text {IREFR }}$ | $100 \mathrm{k} \Omega$ to GND |  | 0.5 |  | V |

### 7.5 GENERAL PURPOSE INPUTS / OUTPUTS (GPIO)

Unless otherwise noted: $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GPIO1, GPIO2, GPIO3, GPIO7, GPIO8, GPIO9 |  |  |  |  |  |  |
| Input HIGH Level | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{aligned} & 0.75 x \\ & \text { VDD } \end{aligned}$ |  |  | V |
| Input LOW Level | VIL |  |  |  | $\begin{gathered} 0.25 x \\ \text { VDD } \end{gathered}$ | V |
| Output HIGH Level | $\mathrm{V}_{\text {OH }}$ | $\mathrm{l}_{\mathrm{OH}}=1 \mathrm{~mA}$ | $\begin{aligned} & 0.8 x \\ & \text { VDD } \end{aligned}$ |  |  | V |
| Output LOW Level | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$ |  |  | $\begin{aligned} & 0.2 x \\ & \text { VDD } \\ & \hline \end{aligned}$ | V |
| Pull-up resistance to VDD | $\mathrm{R}_{\text {PU }}$ | GPn_PWR_DOM=0 and |  | 180 |  | $\mathrm{k} \Omega$ |
| Pull-down resistance | $\mathrm{R}_{\text {PD }}$ | $\begin{aligned} & \text { DBVDD=1.8V } \\ & \text { or GPn_PWR_DOM=1 } \end{aligned}$ |  | 180 |  | $\mathrm{k} \Omega$ |
| GPIO4, GPIO5, GPIO6, GPIO10, GPIO11, GPIO12 |  |  |  |  |  |  |
| Input HIGH Level | $\mathrm{V}_{\text {IH }}$ |  | $\begin{gathered} 0.85 x \\ \text { VDD } \end{gathered}$ |  |  | V |
| Input LOW Level | VIL |  |  |  | $\begin{aligned} & 0.2 x \\ & \text { VDD } \end{aligned}$ | V |
| Output HIGH Level | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{l}_{\mathrm{OH}}=1 \mathrm{~mA}$ | $\begin{aligned} & 0.75 x \\ & \text { VDD } \end{aligned}$ |  |  | V |
| Output LOW Level | V OL | $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$ |  |  | $\begin{aligned} & 0.2 x \\ & \text { VDD } \end{aligned}$ | V |
| Pull-up resistance to VDD | $\mathrm{R}_{\text {PU }}$ | GPn_PWR_DOM=0 and |  | 180 |  | k ת |
| Pull-down resistance | $\mathrm{R}_{\text {PD }}$ | DBVDD=1.8V <br> or GPn_PWR_DOM=1 and PVDD $=3.8 \mathrm{~V}$ |  | 180 |  | k $\Omega$ |

## Notes:

1. 'VDD' is the voltage of the applicable power domain for each pin (selected by the corresponding GPn_PWR_DOM register).
2. Pull-up / pull-down resistance only applies when enabled using the GPn_PULL registers.
3. Pull-up / pull-down resistors are disabled when the GPIO pin is tri-stated.
4. Pull-up / pull-down resistance may change with the applicable power domain (as selected by GPn_PWR_DOM).

### 7.6 DIGITAL INTERFACES

Unless otherwise noted: $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$; Typical values are at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON, RESET, IRQ, CIFMODE, SDOUT1, SCLK1, SDA1, CS, SCLK2, SDA2 |  |  |  |  |  |  |
| Input HIGH Level | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{aligned} & 0.75 x \\ & \text { VDD } \end{aligned}$ |  |  | V |
| Input LOW Level | VIL |  |  |  | $\begin{aligned} & 0.2 x \\ & \text { VDD } \end{aligned}$ | V |
| Output HIGH Level | $\mathrm{V}_{\text {OH }}$ | $\mathrm{l}_{\mathrm{OH}}=1 \mathrm{~mA}$ | $\begin{aligned} & 0.8 \mathrm{x} \\ & \text { VDD } \end{aligned}$ |  |  | V |
| Output LOW Level | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$ |  |  | $\begin{aligned} & 0.2 x \\ & \text { VDD } \end{aligned}$ | V |
| 'VDD' is the voltage of the applicable power domain for each pin, as defined in Section 3. |  |  |  |  |  |  |
| ON pin pull-up resistance | $\mathrm{R}_{\text {PU }}$ |  |  | 140 |  | k ת |
| RESET pin pull-up resistance | $\mathrm{R}_{\text {PU }}$ | DBVDD $=1.8 \mathrm{~V}$ |  | 180 |  | k $\Omega$ |
|  |  | DBVDD $=3.6 \mathrm{~V}$ |  | 85 |  |  |
| IRQ pin pull-up resistance | $\mathrm{R}_{\text {PU }}$ | DBVDD $=1.8 \mathrm{~V}$ |  | 180 |  | k $\Omega$ |
|  |  | DBVDD=3.6V |  | 85 |  |  |
| SCLK2 pin pull-down resistance | $\mathrm{R}_{\text {PD }}$ |  |  | 100 |  | $\mathrm{k} \Omega$ |
| SDA2 pin pull-down resistance | $\mathrm{R}_{\mathrm{PD}}$ |  |  | 100 |  | $\mathrm{k} \Omega$ |

### 7.7 AUXILIARY ADC

Unless otherwise noted: $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input resistance | $\mathrm{R}_{\text {GPIO10, 11, } 12}$ | During measurement |  | 400 |  | k $\Omega$ |
| Input voltage range | $\mathrm{V}_{\text {GPIO10, 11, } 12}$ | GPn_PWR_DOM = 0 | 0 |  | $\mathrm{V}_{\text {DBVDD }}$ | V |
|  |  | GPn_PWR_DOM = 1 | 0 |  | $\mathrm{V}_{\text {PVID }}$ |  |
| Input capacitance | $\mathrm{C}_{\text {GPIO10, 11, } 12}$ |  |  | 2 |  | pF |
| AUXADC Resolution |  |  |  | 12 |  | bits |
| AUXADC Conversion Time |  |  |  | 39 |  | $\mu \mathrm{S}$ |
| AUXADC accuracy |  | Input voltage $=3 \mathrm{~V}$ | -2.5 |  | +2.5 | \% |

### 7.8 SYSTEM STATUS LED DRIVERS

Unless otherwise noted: $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| LED1 and LED2 |  | $V_{\text {LED } 1 / 2}=1 \mathrm{~V}$ |  | 10 |  | mA |
| Sink current |  |  |  |  |  |  |

## 8 TYPICAL POWER CONSUMPTION

Data to follow

## 9 TYPICAL PERFORMANCE DATA

### 9.1 DC-DC CONVERTERS

Data to follow

### 9.2 LDO REGULATORS

Data to follow

## 10 SIGNAL TIMING REQUIREMENTS

### 10.1 CONTROL INTERFACE



Figure 1 Control Interface Timing - 2-wire (I2C) Control Mode

## Test Conditions

$\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: | :---: |
| SCLK1 Frequency |  | 0 |  | 400 | kHz |
| SCLK1 Low Pulse-Width | $\mathrm{t}_{1}$ | 1300 |  |  | ns |
| SCLK1 High Pulse-Width | $\mathrm{t}_{2}$ | 600 |  | ns |  |
| Hold Time (Start Condition) | $\mathrm{t}_{3}$ | 600 |  | ns |  |
| Setup Time (Start Condition) | $\mathrm{t}_{4}$ | 600 |  | ns |  |
| Data Setup Time | $\mathrm{t}_{5}$ | 100 |  | ns |  |
| SDA1, SCLK1 Rise Time | $\mathrm{t}_{6}$ |  |  | 300 | ns |
| SDA1, SCLK1 Fall Time | $\mathrm{t}_{7}$ |  |  | 300 | ns |
| Setup Time (Stop Condition) | $\mathrm{t}_{8}$ | 600 |  | ns |  |
| Data Hold Time | $\mathrm{t}_{9}$ |  |  | 900 | ns |
| Pulse width of spikes that will be suppressed | $\mathrm{t}_{\mathrm{ps}}$ | 0 |  | 5 | ns |



Figure 2 Control Interface Timing - 4-wire (SPI) Control Mode (Write Cycle)


Figure 3 Control Interface Timing - 4-wire (SPI) Control Mode (Read Cycle)

## Test Conditions

$\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ unless otherwise stated.

| PARAMETER | SYMBOL | MIN | TYP | MAX |
| :--- | :---: | :---: | :---: | :---: |
| $\overline{\text { CS falling edge to SCLK1 rising edge }} \quad \mathrm{t}_{\mathrm{CSU}}$ | 40 |  |  | ns |
| SCLK1 falling edge to $\overline{\mathrm{CS}}$ rising edge | $\mathrm{t}_{\mathrm{CHO}}$ | 10 |  |  |
| SCLK1 pulse cycle time | $\mathrm{t}_{\mathrm{SCY}}$ | 200 | ns |  |
| SCLK1 pulse width low | $\mathrm{t}_{\mathrm{SCL}}$ | 80 |  | ns |
| SCLK1 pulse width high | $\mathrm{t}_{\mathrm{SCH}}$ | 80 |  | ns |
| SDA1 to SCLK1 set-up time | $\mathrm{t}_{\mathrm{DSU}}$ | 40 |  | ns |
| SDA1 to SCLK1 hold time | $\mathrm{t}_{\mathrm{DHO}}$ | 10 |  | ns |
| Pulse width of spikes that will be suppressed | $\mathrm{t}_{\mathrm{ps}}$ | 0 |  | ns |
| SCLK1 falling edge to SDOUT1 transition | $\mathrm{t}_{\mathrm{DL}}$ |  |  | ns |

The $\overline{\mathrm{CS}}$ pin must be held high for at least $1 \mu \mathrm{~s}$ after every register write operation in SPI mode.

## 11 DEVICE DESCRIPTION

### 11.1 GENERAL DESCRIPTION

The WM8325 is a multi-purpose Power Management device with a comprehensive range of features. The WM8325 provides 4 DC-DC synchronous buck converters and 11 LDO regulators which are all programmable to application-specific requirements. The on-board oscillator and two additional LDOs support the clocking and control functions for the DC-DC converters and other core functions.

The WM8325 provides a 32.768 kHz crystal oscillator and secure Real Time Clock (SRTC). An auxiliary ADC is included, for measurement of external voltages. Other features include flexible GPIO capability, and LED outputs for system status indications.

Under typical operating conditions, the device is powered up and shut down under the control of the $\overline{\mathrm{ON}} \mathrm{pin}$. The device executes a programmable sequence of enabling or disabling the DC-DC converters, LDOs and other functions when commanded to power up or shut down respectively. An alternate device state (SLEEP power state) is provided, in which selected functions may be separately configured for a low-power or other operating condition. The configuration of the normal operating state may be programmed into an integrated OTP non-volatile memory. If desired, the OTP memory can be programmed during device manufacture in accordance with the user's specification. See Section 14 for details of the OTP and associated bootstrap configuration functions.

In the absence of a main power supply, the WM8325 automatically reverts to a backup state, under which a minimal functionality is maintained to enable a smooth return to normal operation when the supply is restored. With a backup battery present, the RTC is updated in the backup state, allowing the main battery to be depleted or changed without loss of RTC function. Without a backup battery, a small capacitor is sufficient to maintain the RTC (unclocked) for up to 5 minutes.

### 11.2 POWER STATES

The WM8325 has 6 main power states, which are described below. Different levels of functionality are associated with each of the power states. Some of the state transitions are made autonomously by the WM8325 (eg. transitions to/from BACKUP are scheduled according to the available power supply conditions). Other transitions are initiated as a result of instructions issued over the Control Interface or as a result of software functions (eg. Watchdog timer) or hardware functions such as the $\overline{\mathrm{ON}} \mathrm{pin}$. The valid transitions and the associated conditions are detailed below.

NO POWER - This is the device state when no power is available. All functions are disabled and all register data is lost.

OFF - This is the device state when power is available but the device is switched off. The RTC is enabled and the register map contents are maintained. The RESET pin is pulled low in this state. LDO11 may optionally be enabled in this state; all other DC-DCs and LDOs are disabled (apart from LDO12, which supports internal functions).

ON - This is the normal operating state when the device is switched on. All device functions are available in this state.

SLEEP - This is a user-configurable operating state which is intended for a low-power operating condition. Selected functions may be enabled, disabled or re-configured according to the user's requirements. A programmable configuration sequence for the DC-DCs and LDOs is executed on transition to/from SLEEP mode.

BACKUP - This is the operating state when the PVDD power supply is below the reset threshold of the device. Typically, this means that the PVDD supply has been removed. All DC-DC converters and LDO regulators are disabled in this state. The RTC and oscillator and a 'software scratch' memory area can be maintained from the backup supply (if available) in this state. All other functions and registers are reset in BACKUP. (Note that, for power saving, an 'unclocked' mode, in which the RTC is held constant, may be selected if required.)

PROGRAM - This is a special operating state which is used for programming the integrated OTP memory with the device configuration data. The settings stored in the OTP define the device configuration in the ON state, and also the time/sequencing data associated with ON/OFF power state transitions. See Section 14 for details of the OTP features.

The valid power state transitions are illustrated in Figure 4.


Figure 4 Power States and Transitions

State transitions to/from the NO POWER state are controlled automatically by the internal supply (VPMIC) voltage generated by LDO12. The device is in the NO POWER state when this voltage is below the Power-On Reset (POR) threshold. See Section 24 for more details on Power-On Reset.

State transitions to/from the BACKUP state are controlled automatically by the internal supply (VPMIC) voltage generated by LDO12. The device is in the BACKUP state when this voltage is below the Device Reset threshold. See Section 24 for more details on Resets.

State transitions to/from the PROGRAM state are required to follow specific control sequences. See Section 14 for details of the PROGRAM functions.

The remaining transitions between the OFF, ON and SLEEP states may be initiated by a number of different mechanisms - some of them automatic, some of them user-controlled. Transitions between these states are time-controlled sequences of events. These are the OFF, ON, SLEEP and WAKE sequences shown in Figure 4. These transitions are programmable, using data stored in the integrated OTP memory or else data loaded from an external InstantConfig ${ }^{\text {TM }}$ EEPROM (ICE) memory. See Section 14 for details.

Note that a transition from the SLEEP state to the OFF state is not a controlled transition. If an 'OFF' event occurs whilst in the SLEEP state, then the WM8325 will select the OFF state, but all the enabled converters and regulators will be disabled immediately; the time-controlled sequence is not implemented in this case. See Section 11.3 for details of the WM8325 'OFF' events.

The current power state of the WM8325 can be read from the MAIN_STATE register field. A restricted definition of this field is shown in Table 1. Note that other values of MAIN_STATE are defined for transition states, but it is recommended that only the values quoted below should be used to confirm power state transitions.

A power state transition to the BACKUP, SLEEP, ON or OFF state is indicated by the Interrupt bits described in Section 11.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :--- | :--- | :--- | :--- |
| R16397 | $4: 0$ | MAIN_STATE [4:0] | $0 \_0000$ | Main State Machine condition |
| (400Dh) |  |  |  | $0 \_0000=$ OFF |
| System |  |  |  | $0 \_1011=$ PROGRAM |
| Status |  |  |  | $1 \_1100=$ SLEEP |
|  |  |  |  | $1111=$ ACTIVE (ON) |

Table 1 Power State Readback

### 11.3 POWER STATE CONTROL

The OFF, ON, SLEEP and WAKE sequences are initiated by many different conditions. When such a condition occurs, the WM8325 schedules a series of 5 timeslots, enabling a sequence of enable/disable events to be controlled. The nominal duration of the timeslots is fixed at 2 ms , though this may be extended if any selected circuit has not started up within this time, as described later in this section. The OFF, SLEEP and WAKE sequences commence after a programmable delay set by PWRSTATE_DLY. This allows a host processor to request a WM8325 state transition and then complete other tasks before the transition actually occurs.

The ON sequence is the transition from OFF to ON power states. Each LDO and each DC-DC Converter may be associated with any one of the available timeslots in the ON sequence. This determines the time, within the sequence, at which that DC-DC Converter or LDO will be enabled following an 'ON' event.

The clock output (CLKOUT) and GPIO pins configured as External Power Enable (EPE) outputs can also be associated with any one of the available timeslots in the ON sequence. The EPE function is a logic output that may be used to control external circuits, including external DC-DC converters.

An example 'ON' state transition sequence is illustrated in Figure 5. Each of the DC-DC Converters and LDO regulators can be individually assigned to one of the five timeslots (shown as T1, T2, T3, $\mathrm{T} 4, \mathrm{~T} 5$ ), providing total flexibility in the power sequence.


Note that only 4 Power Management functions are illustrated. However, individual control is are illustrated. However, individual control is
possible for all of the DC-DC Converters and all of the LDO Regulators.
The CLKOUT signal can also be associated with a timeslot in the ON sequence, as illustrated.

The nominal time delay between each of the timeslots is 2 ms . This time is extended if timeslots is 2 ms . This time is extended
necessary to ensure any Undervoltage conditions have cleared before the sequence continues.

Figure 5 Example Control Sequence for 'ON’ State Transition

The possible 'ON' events that may trigger the ON sequence are listed in Table 3. The ON sequence is only permitted when the supply voltage PVDD exceeds a programmable threshold SYSOK. See Section 24 for details of PVDD voltage monitoring.

The OFF sequence is the reverse of the ON sequence. Each DC-DC Converter, LDO Regulator or GPIO output that is associated with a timeslot in the ON sequence is switched off in the reverse sequence following an 'OFF' event. If CLKOUT is assigned to a timeslot in the ON sequence, then this is disabled in the reverse (OFF) sequence also.

The possible 'OFF' events are listed in Table 3. Note that it is possible to modify the OFF sequence by writing to the associated registers in the ON power state if required; this allows the OFF sequence to be independent of the ON sequence.

The SLEEP sequence is the transition from ON to SLEEP power states. Each LDO and each DC-DC Converter may be associated with any one of the available timeslots in the SLEEP sequence. This determines the time, within the sequence, at which that DC Converter or LDO will be disabled following a 'SLEEP' event.

The clock output (CLKOUT) and GPIO pins configured as External Power Enable (EPE) outputs can also be associated with any one of the available timeslots in the SLEEP sequence. The possible 'SLEEP' events are listed in Table 3.

The WAKE sequence is the reverse of the SLEEP sequence. Each DC-DC Converter, LDO Regulator or GPIO output that is associated with a timeslot in the SLEEP sequence is switched on in the reverse sequence following a 'WAKE' event. If CLKOUT is assigned to a timeslot in the SLEEP sequence, then this is disabled in the reverse (WAKE) sequence also.

The possible 'WAKE' events are listed in Table 3. Note that it is possible to modify the WAKE sequence by writing to the associated registers in the SLEEP power state if required; this allows the WAKE sequence to be independent of the SLEEP sequence.

Any DC-DC Converter or LDO that is not associated with one of the 5 timeslots in the ON sequence may, instead, be configured to be hardware controlled via a GPIO pin configured as one of the Hardware Enable inputs. See Section 21 for details of the GPIO functions. Any DC-DC Converter or LDO that is not under Hardware control may be enabled or disabled under Software control in the ON state, regardless of whether it is associated with any timeslot in the ON sequence.

When a valid OFF event occurs, any DC-DC Converter or LDO which is not allocated a timeslot in the ON sequence is disabled immediately. This includes any DC-DC Converter or LDO which is under GPIO (Hardware Enable) control. The only exception is LDO11 which may, optionally, be configured to be enabled in the OFF state.

The WM8325 monitors the DC-DC Converters and LDOs during the ON sequence to ensure that the required circuits have powered up successfully before proceeding to the next timeslot. The nominal timeslot durations are extended if necessary in order to wait for the selected DC-DC Converters or LDOs to power up. If the ON sequence has not completed within 2 seconds of starting the transition, then a Power Sequence Failure has occurred, resulting in the OFF state being forced.

The most recent ON or WAKE event can be determined by reading the bits in the "ON Source" register, R400Eh. The most recent OFF event can be determined by reading the bits in the "OFF Source" register, R400Fh.

The "ON Source" register is updated when a new ON event occurs. The "OFF Source" register is updated when a new OFF event occurs. Note that some Reset conditions (see Section 24) result in an OFF transition followed by an ON transition; these events are recorded as Reset events in the "ON Source" register.

The ON Source and OFF Source register fields are defined in Table 2.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R16387 <br> (4003h) <br> Power State | 15 | CHIP_ON |  | 0 |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 5 | ON_RTC_ALM | 0 | Most recent ON/WAKE event type <br> $0=$ Not caused by RTC Alarm <br> 1 = Caused by RTC Alarm |
|  | 4 | ON_ON_PIN | 0 | Most recent ON/WAKE event type <br> $0=$ Not caused by the ON pin <br> 1 = Caused by the ON pin |
|  | 3 | RESET_CNV_UV | 0 | Most recent ON event type <br> $0=$ Not caused by undervoltage <br> 1 = Caused by a Device Reset due to a Converter (LDO or DC-DC) undervoltage condition |
|  | 2 | RESET_SW | 0 | Most recent ON event type <br> $0=$ Not caused by Software Reset <br> 1 = Caused by Software Reset |
|  | 1 | RESET_HW | 0 | Most recent ON event type <br> $0=$ Not caused by Hardware Reset <br> 1 = Caused by Hardware Reset |
|  | 0 | RESET_WDOG | 0 | Most recent ON event type <br> $0=$ Not caused by the Watchdog <br> 1 = Caused by a Device Reset triggered by the Watchdog timer |
| $\begin{aligned} & \text { R16399 } \\ & \text { (400Fh) } \\ & \text { OFF Source } \end{aligned}$ | 13 | OFF_INTLDO_ERR | 0 | Most recent OFF event type <br> 0 = Not caused by LDO13 Error condition <br> 1 = Caused by LDO13 Error condition |
|  | 12 | OFF_PWR_SEQ | 0 | Most recent OFF event type <br> 0 = Not caused by Power <br> Sequence Failure <br> 1 = Caused by a Power Sequence <br> Failure |
|  | 11 | OFF_GPIO | 0 | Most recent OFF event type <br> $0=$ Not caused by GPIO input <br> 1 = Caused by GPIO input |
|  | 10 | OFF_PVDD | 0 | Most recent OFF event type <br> 0 = Not caused by PVDD <br> 1 = Caused by the SYSLO or SHUTDOWN threshold |
|  | 9 | OFF_THERR | 0 | Most recent OFF event type <br> $0=$ Not caused by temperature <br> 1 = Caused by over-temperature |
|  | 6 | OFF_SW_REQ | 0 | Most recent OFF event type <br> $0=$ Not caused by software OFF <br> 1 = Caused by software OFF command (CHIP_ON = 0) |
|  | 4 | OFF_ON_PIN | 0 | Most recent OFF event type <br> $0=$ Not caused by the ON pin <br> 1 = Caused by the ON pin |

Table 2 Power State Control Registers

Table 3 lists all of the events which can trigger an ON, WAKE, OFF or SLEEP transition sequence. It also lists the associated status bits of the 'ON Source' and 'OFF Source' register bits which are asserted under each condition.

| TRANSITION SEQUENCE | EVENT | NOTES | ON SOURCE I OFF SOURCE |
| :---: | :---: | :---: | :---: |
| ON (see note 1) | RTC alarm | An ON request occurs if the RTC Alarm occurs in the OFF power state. See Section 20. | ON_TRANS, ON_RTC_ALM |
|  | GPIO ON request | Requires a GPIO to be configured as "Power On request" or "Power On/Off request". See Section 21. | ON_TRANS, ON_GPIO |
|  | $\overline{\mathrm{ON}}$ pin request | Requires the $\overline{\mathrm{ON}}$ pin to be configured to generate ON request. See Section 11.6. | ON_TRANS, ON_ON_PIN |
| WAKE | Software WAKE | Writing CHIP_SLP $=0$. See Table 2. | ON_SW_REQ |
|  | Watchdog timeout | Requires the Watchdog to be configured to generate WAKE request. See Section 25. | ON_WDOG_TO |
|  | RTC alarm | A WAKE request occurs if the RTC Alarm occurs in the SLEEP power state. See Section 20. | ON_RTC_ALM |
|  | GPIO WAKE request | Requires a GPIO to be configured as "Sleep/Wake request". See Section 21. | ON_GPIO |
|  | PVDD undervoltage | Requires the PVDD monitor circuit to be configured to generate WAKE request. See Section 24.4. | ON_SYSLO |
|  | $\overline{\mathrm{ON}}$ pin request | Requires the $\overline{O N}$ pin to be configured to generate WAKE request. See Section 11.6. | ON_ON_PIN |
| OFF | Watchdog timeout | Requires the Watchdog to be configured to generate Device Reset. See Section 25. | RESET_WDOG <br> (See note 2) |
|  | Hardware Reset | See Section 24. | RESET_HW <br> (See note 2) |
|  | Software Reset | See Section 24. | RESET_SW <br> (See note 2) |
|  | Power Management Undervoltage Reset | Configurable option for each LDO/DC-DC converter. See Section 15. | RESET_CNV_UV <br> (See note 2) |
|  | Software OFF request | Writing CHIP_ON $=0$. See Table 2. | OFF_SW_REQ |
|  | ON pin request | Requires the $\overline{\mathrm{ON}}$ pin to be configured to generate OFF request. See Section 11.6. | OFF_ON_PIN |
|  | Thermal shutdown | See Section 26. | OFF_THERR |
|  | PVDD undervoltage | Requires the PVDD monitor circuit to be configured to generate OFF request. See Section 24.4. | OFF_PVDD |
|  | PVDD shutdown | PVDD has fallen below the SHUTDOWN threshold. See Section 24.4. | OFF_PVDD |
|  | GPIO OFF request | Requires a GPIO to be configured as "Power On/Off request". See Section 21. | OFF_GPIO |
|  | Power Sequence failure | DC-DC converters, LDOs or CLKOUT circuits have failed to start up within the permitted time. | OFF_PWR_SEQ |
|  | Internal LDO error | Error condition detected in LDO13 | OFF_INTLDO_ERR |
| SLEEP | Software SLEEP request | Writing CHIP_SLP = 1. See Table 2. | See note 3 |
|  | GPIO SLEEP request | Requires a GPIO to be configured as "Sleep request" or "Sleep/Wake request". See Section 21. | See note 3 |

Table 3 Power State Transition Events

## Notes:

1. An ON sequence is only permitted when the supply voltage PVDD exceeds a programmable threshold $\mathrm{V}_{\text {sysor. }}$. See Section 24.4 for details of PVDD voltage monitoring.
2. These Reset conditions result in an OFF transition followed by an ON transition. These events are recorded as Reset events in the 'ON Source' register.
3. SLEEP events are not recorded in the 'OFF Source' register.

### 11.4 POWER STATE INTERRUPTS

Power State transitions are associated with a number of Interrupt event flags. Transitions to BACKUP, SLEEP, ON or OFF states are indicated by the Interrupt bits described in Table 4. Each of these secondary interrupts triggers a primary Power State Interrupt, PS_INT (see Section 23). This can be masked by setting the mask bit(s) as described in Table 4.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| R16402 (4012h) Interrupt Status 2 | 2 | PS_POR_EINT | Power On Reset interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 1 | PS_SLEEP_OFF_EINT | SLEEP or OFF interrupt (Power state transition to SLEEP or OFF states) <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 0 | PS_ON_WAKE_EINT | ON or WAKE interrupt (Power state transition to ON state) <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
| R16410 <br> (401Ah) <br> Interrupt Status <br> 2 Mask | 2 | IM_PS_POR_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 1 | IM_PS_SLEEP_OFF_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 0 | IM_PS_ON_WAKE_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |

Table 4 Power State Interrupts

### 11.5 POWER STATE GPIO INDICATION

The WM8325 can be configured to generate logic signals via GPIO pins to indicate the current Power State. See Section 21 for details of configuring GPIO pins.

A GPIO pin configured as "ON state" output will be asserted when the WM8325 is in the ON state.
A GPIO pin configured as "SLEEP state" output will be asserted when the WM8325 is in the SLEEP state.

### 11.6 ON PIN FUNCTION

The $\overline{O N}$ pin is intended for connection to the master power switch on the user's application. It can be used to start-up the WM8325 from the SLEEP or OFF states and also to power down the system. This pin operates on the LDO12 (VPMIC) power domain and has an internal pull-up resistor. This pin is asserted by shorting it to GND. A de-bounce circuit is provided on this input pin.

The behaviour of the $\overline{\mathrm{ON}}$ pin is programmable. The primary action taken on asserting this pin is determined by the ON_PIN_PRIMACT register field. Note that the ON_PIN_INT interrupt event is always raised when the $\overline{O N}$ pin is asserted.

If the pin is held asserted for longer than the timeout period set by ON_PIN_TO, then a secondary action is executed. The secondary action is determined by the ON_PIN_SECACT register field.

If the pin is held asserted for a further timeout period, then a tertiary action is executed. The tertiary action is not programmable, and is to generate an OFF request.

The status of the $\overline{O N}$ pin can be read at any time via the ON_PIN_STS register.
Note that the $\overline{O N}$ pin control registers are locked by the WM8325 User Key. These registers can only be changed by writing the appropriate code to the Security register, as described in Section 12.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16389 } \\ & \text { (4005h) ON } \\ & \text { Pin Control } \end{aligned}$ | 9:8 | ON_PIN_SECACT | 01 | Secondary action of $\overline{\mathrm{ON}}$ pin (taken after 1 timeout period) <br> $00=$ Interrupt <br> $01=$ ON request <br> $10=$ OFF request <br> 11 = Reserved <br> Protected by user key |
|  | 5:4 | ON_PIN_PRIMACT | 00 | Primary action of $\overline{\mathrm{ON}}$ pin 00 = Ignore <br> $01=$ ON request <br> $10=$ OFF request <br> 11 = Reserved <br> Note that an Interrupt is always raised. <br> Protected by user key |
|  | 3 | ON_PIN_STS | 0 | Current status of $\overline{\mathrm{ON}}$ pin $0=$ Asserted (logic 0) <br> 1 = Not asserted (logic 1) |
|  | 1:0 | ON_PIN_TO | 00 | $\overline{\mathrm{ON}}$ pin timeout period $\begin{aligned} & 00=1 \mathrm{~s} \\ & 01=2 \mathrm{~s} \\ & 10=4 \mathrm{~s} \\ & 11=8 \mathrm{~s} \end{aligned}$ <br> Protected by user key |

Table 5 ON Pin Control Registers

The $\overline{O N}$ pin interrupt event is always raised as part of the primary action when the $\overline{O N}$ pin is asserted or de-asserted. (Note that the $\overline{O N}$ pin interrupt is raised on the rising and falling edges of this $\overline{O N}$ pin input signal.) The $\overline{O N}$ pin interrupt is a selectable option as the secondary action.

The $\overline{O N}$ pin interrupt event is indicated by the ON_PIN_CINT register field. This secondary interrupt triggers a primary ON Pin Interrupt, ON_PIN_INT (see Section 23). This can be masked by setting the mask bit as described in Table 6.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16401 <br> (4011h) <br> Interrupt Status <br> 1 | 12 | ON_PIN_CINT | ON pin interrupt. <br> (Rising and Falling Edge triggered) <br> Note: Cleared when a '1' is written. |
| R16409 <br> $(4019 \mathrm{~h})$ | 12 | IM_ON_PIN_CINT | Interrupt mask. <br> Interrupt Status <br> 1 Mask |

Table 6 ON Pin Interrupt

### 11.7 RESET PIN FUNCTION

The RESET pin is an active low input/output which is used to command Hardware Resets in the WM8325 and in other connected devices. The pin is an open-drain type, with integrated pull-up; it can be driven low by external sources or by the WM8325 itself.

The WM8325 drives the RESET pin low in the OFF state. The output status of the RESET pin in SLEEP is configurable; this is determined by the RST_SLPENA register bit as defined in Table 7.

The WM8325 clears the RESET pin following the transition to ON. On completion of the state transition, the RESET pin is held low for a further delay time period, extending the RESET low duration. The RESET delay period is set by the RST_DUR register bit. See Figure 6 for further details.

The WM8325 detects a Hardware Reset request whenever the RESET pin is driven low by an external source. In this event, the WM8325 resets the internal control registers (excluding the RTC) and initiates a start-up sequence. See Section 24.

It is possible to mask the RESET pin input in the SLEEP state by setting the RST_SLP_MSK register bit. In SLEEP mode, if RST_SLP_MSK is set, the WM8325 will take no action if the $\overline{\text { RESET }}$ pin is pulled low.

Note that the RESET pin control registers are locked by the WM8325 User Key. These registers can only be changed by writing the appropriate code to the Security register, as described in Section 12.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16390 (4006h) Reset Control | 5 | RST_SLP_MSK | 1 | Masks the RESET pin input in SLEEP mode <br> 0 = External $\overline{\text { RESET }}$ active in SLEEP <br> 1 = External RESET masked in <br> SLEEP <br> Protected by user key |
|  | 4 | RST_SLPENA | 1 | Sets the output status of RESET pin in SLEEP <br> $0=\overline{\text { RESET }}$ high (not asserted) <br> 1 = $\overline{\text { RESET }}$ low (asserted) <br> Protected by user key |
|  | 1:0 | RST_DUR | 11 | Delay period for releasing RESET after ON or WAKE sequence $\begin{aligned} & 00=3 \mathrm{~ms} \\ & 01=11 \mathrm{~ms} \\ & 10=51 \mathrm{~ms} \\ & 11=101 \mathrm{~ms} \end{aligned}$ <br> Protected by user key |

Table 7 RESET Pin Control Registers

The WM8325 can generate an Auxiliary Reset output via a GPIO pin configured as "Auxiliary Reset" output (see Section 21). This signal is asserted in the OFF state. The status of the Auxiliary Reset in the SLEEP state is configurable, using the AUXRST_SLPENA register bit as defined in Table 8.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R16390 (4006h) | 6 | AUXRST_SLPE <br> Reset Control |  | NA |

Table 8 Auxiliary Reset (GPIO) Control

The timing details of the RESET pin relative to an ON state transition are illustrated in Figure 6.


Figure 6 RESET Pin Output

## 12 CONTROL INTERFACE

### 12.1 GENERAL DESCRIPTION

The WM8325 is controlled by writing to its control registers. Readback is available for all registers, including Chip ID, power management status and GPIO status. The control interface can operate as a 2-wire (I2C) or 4 -wire (SPI) control interface. Readback is provided on the bi-directional pin SDA1 in 2-wire (I2C) mode. The WM8325 Control Interface is powered by the DBVDD power domain.

The control interface mode is determined by the logic level on the CIFMODE pin as shown in Table 9.

| CIFMODE | INTERFACE FORMAT |
| :---: | :---: |
| Low | 2-wire (I2C) mode |
| High | 4-wire (SPI) mode |

Table 9 Control Interface Mode Selection

### 12.2 2-WIRE (I2C) CONTROL MODE

In 2-wire (I2C) mode, the WM8325 is a slave device on the control interface; SCLK1 is a clock input, while SDA1 is a bi-directional data pin. To allow arbitration of multiple slaves (and/or multiple masters) on the same interface, the WM8325 transmits logic 1 by tri-stating the SDA1 pin, rather than pulling it high. An external pull-up resistor is required to pull the SDA1 line high so that the logic 1 can be recognised by the master.

In order to allow many devices to share a single 2-wire control bus, every device on the bus has a unique 8 -bit device ID (this is not the same as the 16-bit address of each register in the WM8325). The device ID is determined by the logic level on the $\overline{\mathrm{CS}}$ pin as shown in Table 10. The LSB of the device ID is the Read/Write bit; this bit is set to logic 1 for "Read" and logic 0 for "Write".

| CS | DEVICE ID |
| :---: | :---: |
| Low | $0110100 x=68 \mathrm{~h}($ write $) / 69 \mathrm{~h}$ (read) |
| High | $0110110 \mathrm{x}=6 \mathrm{Ch}($ write $) / 6 \mathrm{Dh}$ (read) |

Table 10 Control Interface Device ID Selection

The WM8325 operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDA1 while SCLK1 remains high. This indicates that a device ID, register address and data will follow. The WM8325 responds to the start condition and shifts in the next eight bits on SDA1 (8-bit device ID including Read/Write bit, MSB first). If the device ID received matches the device ID of the WM8325, then the WM8325 responds by pulling SDA1 low on the next clock pulse (ACK). If the device ID is not recognised or the R/W bit is ' 1 ' when operating in write only mode, the WM8325 returns to the idle condition and waits for a new start condition and valid address.

If the device ID matches the device ID of the WM8325, the data transfer continues as described below. The controller indicates the end of data transfer with a low to high transition on SDA1 while SCLK1 remains high. After receiving a complete address and data sequence the WM8325 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDA1 changes while SCLK1 is high), the device returns to the idle condition.

The WM8325 supports the following read and write operations:

- Single write
- Single read
- Multiple write using auto-increment
- Multiple read using auto-increment

The sequence of signals associated with a single register write operation is illustrated in Figure 7.


Figure 7 Control Interface 2-wire (I2C) Register Write

The sequence of signals associated with a single register read operation is illustrated in Figure 8.


Figure 8 Control Interface 2-wire (I2C) Register Read

The Control Interface also supports other register operations, as listed above. The interface protocol for these operations is summarised below. The terminology used in the following figures is detailed in Table 11.

Note that, for multiple write and multiple read operations, the auto-increment option must be enabled. This feature is enabled by default; it is described in Table 12 below.

| TERMINOLOGY | DESCRIPTION |  |
| :---: | :---: | :---: |
| S | Start Condition |  |
| Sr | Repeated start |  |
| A | Acknowledge (SDA Low) |  |
| $\overline{\mathrm{A}}$ | Not Acknowledge (SDA High) |  |
| P | Stop Condition |  |
| $\mathrm{R} / \overline{\mathrm{W}}$ | ReadNotWrite |  |
| [White field] | $0=$ Write |  |
| [Grey field] | Data flow from bus master to WM8325 |  |
| Data flow from WM8325 to bus master |  |  |

Table 11 Control Interface Terminology


Figure 9 Single Register Write to Specified Address

| s | Device ID | :RW | A | MSByte Address | A | LSByte Address | A | Sr | Device ID | :RW | A | MSByte Data | A | LSByte Data | $\overline{\text { A }}$ | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0) (1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 10 Single Register Read from Specified Address

| Written to 'Register Address' |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Device ID |  | A | MSByte Address |  | A | LSByte Address |  | A | MSByte Data 0 |  | A | LSByte Data 0 |  | A | MSByte Data 1 \} |
|  | (0) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Written to 'Register Address+N-1' Written to 'Register Address+N' |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| MSByte Data N 2 A MSByte Data N -1 A LSByte Data N -1 A MSByte Data N A LSByte Data N |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 11 Multiple Register Write to Specified Address using Auto-increment


Figure 12 Multiple Register Read from Specified Address using Auto-increment


Figure 13 Multiple Register Read from Last Address using Auto-increment

Multiple Write and Multiple Read operations enable the host processor to access sequential blocks of the data in the WM8325 register map faster than is possible with single register operations. The autoincrement option is enabled when the AUTOINC register bit is set. This bit is defined in Table 12. Auto-increment is enabled by default.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :--- |
| R16391 (4007h) | 2 | AUTOINC | 1 | Enable Auto-Increment function <br> $0=$ Disabled <br> Control Interface |
|  |  |  | Enabled |  |

Table 12 Auto-Increment Control

### 12.3 4-WIRE (SPI) CONTROL MODE

In this mode, the WM8325 registers are accessed using a 4-wire serial control interface. The $\overline{\mathrm{CS}}$ and SCLK1 pins provide the 'Chip Select' and 'Serial Data Clock' functions respectively. Serial data input is supported on the SDA1 pin; serial data output is supported on the SDOUT1 pin.

A control word consists of 32 bits. The first bit is the read/write bit (R/W), which is followed by 15 address bits ( A 14 to A 0 ) that determine which control register is accessed. The remaining 16 bits ( B 15 to B 0 ) are data bits, corresponding to the 16 bits in each control register.

In Write operations (R/W=0), all SDA1 bits are driven by the controlling device. Each rising edge of SCLK1 clocks in one data bit from the SDA1 pin. A rising edge on $\overline{\mathrm{CS}}$ latches in a complete control word consisting of the last 32 bits.

In Read operations, the SDA1 pin is ignored following receipt of the valid register address. The data bits are output by the WM8325 on the SDOUT1 pin. SDOUT1 is undriven (high impedance) when not outputting register data bits.

The SDOUT1 pin is an Open Drain output; an external pull-up resistor to DBVDD is required on SDOUT1 in 4-wire (SPI) mode.

The sequence of signals associated with a register write operation is illustrated in Figure 14.


Figure 14 Control Interface 4-wire (SPI) Register Write

The sequence of signals associated with a register read operation is illustrated in Figure 15.


Figure 15 Control Interface 4-wire (SPI) Register Read

### 12.4 REGISTER LOCKING

Selected registers are protected by a security key. These registers can only be written to when the appropriate 'unlock' code has been written to the Security Key register.

The protected registers include those associated with Reset Control, OTP Programming and RTC Trim. Other selected functions also include protected registers; the affected registers are identified in the Register Map definitions throughout the document, and also in Section 29.

To unlock the protected registers, a value of 9716 h must be written to the Security register (R16392), as defined in Table 13.

It is recommended to re-lock the protected registers immediately after writing to them. This helps protect the system against accidental overwriting of register values. To lock the protected registers, a value of 0000 h should be written to the Security register.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R16392 (4008h) <br> Security Key | $15: 0$ | SECURITY <br> $[15: 0]$ | 0000 h | Security Key <br> A value of 9716 h must be written <br> to this register to access the user- <br> keyed registers. |

Table 13 Security Key Registers

### 12.5 SOFTWARE RESET AND CHIP ID

A Software Reset can be commanded by writing to Register 0000h. This is a read-only register field and the contents of this register will not be affected by a write operation. For more details of the different reset types, see Section 24.

Note that a maximum of 6 Software Resets is permitted. If more than 6 Software Resets are scheduled, the WM8325 will remain in the OFF state until the next valid ON state transition event occurs.

The Chip ID can be read back from Register 0000h. Other ID fields can be read from the registers defined in Table 14.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R0 (0000h) <br> Reset/ID | $15: 0$ | CHIP_ID <br> $[15: 0]$ | 0000 h | Writing to this register causes a <br> Software Reset. The register map <br> contents may be reset, depending <br> on SW_RESET_CFG. <br> Reading from this register will <br> indicate Chip ID. |
| R1 (0001h) <br> Revision | $15: 8$ | PARENT_RE <br> V [7:0] | 00 h | The revision number of the parent <br> die |
|  | $7: 0$ | CHILD_REV <br> [7:0] | 00 h | The revision number of the child <br> die (when present) |
| R16384 (4000h) <br> Parent ID | $15: 0$ | PARENT_ID <br> $[15: 0]$ | 6246 h | The ID of the parent die |

Table 14 Reading Device Information

### 12.6 SOFTWARE SCRATCH REGISTER

The WM8325 provides one 16-bit register as a "Software Scratch" register. This is available for use by the host processor to store data for any purpose required by the application.

The contents of the Software Scratch register are retained in the BACKUP power state.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R16393 (4009h) <br> Software Scratch | $15: 0$ | SW_SCRATC <br> H[15:0] | 0000 h | Software Scratch Register for use <br> by the host processor. <br> Note that this register's contents <br> are retained in the BACKUP power <br> state. |

Table 15 Software Scratch Register

## 13 CLOCKING AND OSCILLATOR CONTROL

### 13.1 GENERAL DESCRIPTION

The WM8325 incorporates a 32.768 kHz crystal oscillator in order to maintain the Real Time Clock (RTC). An external crystal is normally required. Alternatively, a 32.768 kHz signal may be input directly on the XTI pin. The crystal oscillator and RTC are enabled at all times, including the OFF and BACKUP power states. It is possible to disable the crystal oscillator in BACKUP for power-saving RTC 'unclocked' mode if desired. The WM8325 clock functions are illustrated in Figure 16.


Figure 16 Clocking Configuration

The 32.768 kHz crystal oscillator is enabled using the XTAL_ENA register. The crystal oscillator is enabled in the OFF, ON and SLEEP power states when XTAL_ENA = 1. The status of the crystal oscillator in BACKUP is selected using the XTAL_BKUPENA register.

Note that the XTAL_ENA field is set via OTP/ICE settings only; it cannot be changed by writing to the control register. If the crystal is omitted, and an external 32.768 kHz signal is connected as an input to the XTI pin, it is still required to set XTAL_ENA = 1 for normal operation.

The crystal oscillator can be disabled in the BACKUP state by setting the XTAL_BKUPENA register bit to 0 . This feature may be used to minimise the device power consumption in the BACKUP state, as described in Section 20.5. The crystal oscillator is maintained in the BACKUP state if both XTAL_ENA and XTAL_BKUPENA are set to 1 .

The CLKOUT signal, derived from the 32.768 kHz oscillator, can be enabled or disabled directly by writing to the CLKOUT_ENA register in the ON or SLEEP power states. The CLKOUT can also be controlled as part of the power state transitions using the CLKOUT_SLOT and CLKOUT_SLP_SLOT register fields. See Section 11.3 for a description of the state transition timeslots.

The CLKOUT pin may be configured as a CMOS output or as an Open-Drain output. The CLKOUT signal is referenced to the DBVDD power domain.

The status of the crystal oscillator is indicated by the XTAL_OK register bit. If the crystal oscillator fails to start, or if it stops for any reason, then the XTAL_OK register will be set to 0 .

An internal RC oscillator is available in order to provide CLKOUT functionality during start-up of the crystal oscillator. This function is selectable using the XTAL_INH register bit, as described below.

If XTAL_INH $=0$, then the internal RC oscillator provides the CLKOUT signal in the event that the crystal oscillator has not fully started up prior to an 'ON' state transition event. A glitch-free transition between the clock sources is implemented after the crystal oscillator is ready.

If XTAL_INH = 1, then an 'ON' state transition is delayed until the crystal oscillator has fully started up. This may be desirable if the CLKOUT signal is used as a clock for another circuit, to ensure that CLKOUT signal has been verified before the 'ON' state transition occurs. Note that the CLKOUT output is always disabled in the OFF power state; it is typically enabled as part of the 'ON' state transition sequence. Setting XTAL_INH = 1 ensures that the CLKOUT output cannot be enabled until the crystal frequency has been verified.

If XTAL_INH = 1, and the crystal oscillator fails to start, then a System Reset will be scheduled after a timeout period of approximately 32 seconds. See Section 24 for details of System Resets.

The WM8325 provides two interrupt flags associated with the crystal oscillator, as described in Section 13.2. These interrupts will provide indication of a crystal oscillator start-up failure, or detection of an interruption to the crystal oscillator (eg, due to tampering).

The CLKOUT control fields are described in Table 16. Some of these controls may also be stored in the integrated OTP memory. See Section 14 for details.

The 32.768 kHz oscillator may also be output on a GPIO pin, as described in Section 21. Note that a GPIO pin configured as 32.768 kHz output will continue to output the oscillator clock in the OFF power state; this may be used to provide clocking to the processor in the OFF state, provided that the selected power domain for that GPIO pin remains enabled in the OFF state. The CLKOUT output is always disabled in the OFF power state.

The internal RC oscillator generates the required clocks for the integrated DC-DC Converters on the WM8325. Note that a 2 MHz 'External Power Clock', derived from this oscillator, may be output on a GPIO pin to provide synchronised clocking of external DC-DC Converters if required (see Section 21). The 2 MHz External Power Clock is only enabled when either of the External Power Enable signals EPE1 or EPE2 is asserted. The External Power Enable (EPE) signals are controlled as described in Section 15.3.

Note that the CLKOUT_ENA control register is locked by the WM8325 User Key. This register can only be changed by writing the appropriate code to the Security register, as described in Section 12.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16397 (400Dh) System Status | 7 | XTAL_OK | 0 | Crystal Oscillator Status <br> $0=$ Disabled or in start-up phase <br> 1 = Enabled and verified |
| R16528 (4090h) Clock Control 1 | 15 | CLKOUT_ENA | 0 | CLKOUT output enable <br> 0 = Disabled <br> 1 = Enabled <br> Protected by user key |
|  | 13 | CLKOUT_OD | 0 | CLKOUT pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |
|  | 10:8 | CLKOUT_SLOT | 000 | CLKOUT output enable ON slot select <br> $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> $101=$ Enable in Timeslot 5 <br> 110 = Do not enable <br> 111 = Do not enable |
|  | 6:4 | CLKOUT_SLP SLOT | 000 | CLKOUT output SLEEP slot select <br> $000=$ Controlled by CLKOUT_ENA <br> 001 = Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> 100 = Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> $110=$ Controlled by CLKOUT_ENA <br> 111 = Controlled by CLKOUT_ENA |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16529 (4091h) Clock Control 2 | 15 | XTAL_INH | 0 | Crystal Start-Up Inhibit <br> 0 = Disabled <br> 1 = Enabled <br> When XTAL_INH=0, the internal RC oscillator will provide CLKOUT until the crystal oscillator is valid. <br> When XTAL_INH=1, the 'ON' transition is inhibited until the crystal oscillator is valid. |
|  | 13 | XTAL_ENA | 0 | Crystal Oscillator Enable <br> 0 = Disabled at all times <br> 1 = Enabled in OFF, ON, SLEEP states <br> (Note that the BACKUP behaviour is determined by <br> XTAL_BKUPENA.) <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |
|  | 12 | XTAL_BKUPE NA | 1 | Selects the RTC and 32.768 kHz oscillator in BACKUP state $0=$ RTC unclocked in BACKUP 1 = RTC maintained in BACKUP (Note that XTAL_ENA must also be set if the RTC is to be maintained in BACKUP) |

Table 16 Clocking Control

### 13.2 CRYSTAL OSCILLATOR INTERRUPTS

The Crystal Oscillator (XTAL) is associated with two Interrupt event flags.
The XTAL_START_EINT interrupt is set if the crystal oscillator fails to start-up within a timeout period of approximately 24 seconds.

The XTAL_TAMPER_EINT interrupt is set if the crystal oscillator is stopped unexpectedly (eg. due to tampering). Note that this interrupt is only supported if the crystal oscillator has previously started up successfully. The XTAL_TAMPER_EINT is also set if the crystal oscillator is re-started following an unexpected interruption.

Each of these secondary interrupts triggers a primary Real Time Clock and Crystal Oscillator Interrupt, RTC_INT (see Section 23). In the case of XTAL_START_EINT, this can be masked by setting the mask bit(s) as described in Table 17.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16404 <br> (4014h) <br> Interrupt Status <br> 4 | 7 | XTAL_START_EINT | Crystal Oscillator Start Failure interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |
|  | 6 | XTAL_TAMPER_EINT | Crystal Oscillator Tamper interrupt <br> (Rising and Falling Edge triggered) <br> Note: Cleared when a '1' is written. |
| R16412 <br> (401Ch) <br> Interrupt Status <br> 4 Mask | 7 | IM_XTAL_START_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> = Mask interrupt. <br> Default value is 1 (masked) |

[^0]
### 13.3 CRYSTAL OSCILLATOR CONNECTIONS

The crystal oscillator generates a 32.768 kHz reference clock, which is used to provide reference clock for the Real Time Clock (RTC) in the WM8325. The oscillator requires an external crystal on the XTI and XTO pins, as well as two capacitors, connected as shown in Figure 17.


Figure 17 Crystal Oscillator

A suitable crystal oscillator should be selected in accordance with the following requirements:

| PARAMETER | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: |
| Nominal frequency | 32.768 |  | kHz |
| Series resistance | 50 | 70 | $\mathrm{k} \Omega$ |
| Maximum driving level | 0.5 |  | $\mu \mathrm{~W}$ |

Table 18 Selection of Crystal Oscillator Component

The load capacitors C1 and C2 should be selected according to the recommended load capacitance, $C_{\llcorner }$of the crystal, which is given by the following equation:

$$
\text { Load Capacitance } \mathrm{C}_{\mathrm{L}}=\frac{\mathrm{C} 1 \times \mathrm{C} 2}{\mathrm{C} 1+\mathrm{C} 2}+\mathrm{C}_{\mathrm{STRAY}}
$$

Assuming $\mathrm{C} 1=\mathrm{C} 2$ and $\mathrm{C}_{\text {STRAY }}=2.75 \mathrm{pF}$ (typical pad i/o capacitance), then:

$$
\mathrm{C} 1=\mathrm{C} 2=2 \times\left(C_{\mathrm{L}}-2.75 \mathrm{pF}\right)
$$

For example, if the crystal has a load capacitance $C_{L}=9 p F$, then $C 1=C 2=12.5 p F$.
If a suitable 32.768 kHz clock is already present elsewhere in the system, it is possible for the WM8325 to use that external clock instead. The external clock should be applied to pin XTI, and the XTO pin left floating in this case.

## 14 INSTANTCONFIG ${ }^{\text {M }}$ (ICE) AND OTP MEMORY CONTROL

### 14.1 GENERAL DESCRIPTION

The WM8325 is a highly configurable device which can be tailored specifically to the requirements of a complex system application. The sequencing and voltage control of the integrated DC-DC Converters and LDOs in power-up, shut-down and SLEEP conditions is crucial to the robust operation of the application.

In development, the WM8325 allows designers to modify or experiment with different settings of the control sequences by writing to the applicable registers in the OFF state prior to commanding an 'ON' state transition. Configuration settings can also be stored on an external EEPROM and loaded onto the WM8325 as required, using the InstantConfig ${ }^{\text {TM }}$ EEPROM (ICE) interface.

For production use, the WM8325 provides an on-chip One-Time Programmable (OTP) memory, in which the essential parameters for starting up the device can be programmed. This allows the WM8325 to start up and shut down the system with no dependency on any other devices for application-specific configuration parameters.

### 14.2 ICE AND OTP MEMORY DEFINITION

An illustration of the WM8325 memory locations is shown in Figure 18. The main Register Map of the WM8325 contains a block of data in a 'Window' area which is mirrored in the OTP and/or the ICE Memory. Data from the external ICE Memory can be loaded into the Window area. Data can be transferred from the Window into OTP Memory and also from the OTP Memory into the Window. The Window is called the Device Configuration Register Window (DCRW); the data in this Window is mirrored in other locations within the WM8325 Register Map.


Figure 18 ICE and OTP Memory Layout

The DCRW contains 5 pages of data, as illustrated in Figure 18.
Page 0 of the DCRW contains a 128-bit pseudo-random unique ID. The unique ID is written to the OTP at the time of manufacture. It is copied to the DCRW when the WM8325 schedules an 'ON' transition. This data cannot be changed.

Page 1 of the DCRW contains factory-set calibration and configuration data. This data is written to the OTP at the time of manufacture. It is copied to the DCRW when the WM8325 schedules an 'ON' transition. This data cannot be changed.

Page 2 and Page 3 of the DCRW contain bootstrap configuration data. This defines the sequence and voltage requirements for powering up the WM8325, and for configuring functions such as the clocks, GPIO1-6 and LED status indicators. Under default conditions, the bootstrap data is loaded into the DCRW when the WM8325 schedules an 'ON' transition. The WM8325 automatically determines whether to load the bootstrap data from ICE or from OTP as described in Section 14.3.

Page 4 of the DCRW contains a register that is used for ICE validity checking. It is copied to the DCRW whenever the bootstrap configuration data is loaded from ICE in response to a start-up request in development mode. This register field enables the ICE data to be checked for valid content.

The OTP contains 4 pages of data, as illustrated in Figure 18. The contents of the OTP pages correspond to Pages 0,1,2 and 3 of the DCRW register map addresses.

The ICE memory contains 3 pages of data, as illustrated in Figure 18. The contents of the ICE pages correspond to Pages 2, 3 and 4 of the DCRW register map addresses.

Note that the ICE memory (recommended component) is arranged as 8-bit words in "big-endian" format, and is therefore addressed as 6 pages of 8 -bit data, corresponding to 3 pages of 16 -bit data. For example, the ICE memory address 00 h corresponds to bits 15:8 of the first register map word in DCRW Page 2, and ICE address 01 h corresponds to bits 7:0 of that same register word in DCRW.

The DCRW can be accessed directly using the Control Interface in the OFF, ON and SLEEP power states. Note that Read/Write access to the ICE or OTP memories is not possible directly; these can only be accessed by copying to/from the DCRW.

In the PROGRAM state, Page 2 and Page 3 of the DCRW can be written to the OTP.

### 14.3 BOOTSTRAP (START-UP) FUNCTION

Under default conditions, the WM8325 bootstrap configuration data is loaded when the WM8325 schedules an 'ON' transition. The bootstrap configuration data is loaded into Page 2 and Page 3 of the DCRW from either an external ICE or from the integrated OTP. (The factory-set data in Page 0 and Page 1 is always loaded from the integrated OTP memory.)

If Development mode is selected, then the bootstrap data is loaded from the InstantConfig ${ }^{\text {TM }}$ EEPROM (ICE). If Development mode is not selected, then the bootstrap data is loaded from the OTP memory.

### 14.3.1 START-UP FROM OTP MEMORY

In volume production, development mode is not usually selected. In this case, the bootstrap configuration data is loaded from the internal OTP memory.

The WM8325 performs a check for valid OTP data; if the OTP_CUST_ID field is set to zero, then the WM8325 remains in the OFF power state. A non-zero OTP_C CUST_ID field is used to confirm valid OTP contents.

The OTP memory contents are defined similarly to Pages $0,1,2$ and 3 of the DCRW memory contents listed in Section 14.6.

### 14.3.2 START-UP FROM ICE MEMORY (DEVELOPMENT MODE)

Development mode is selected if a logic high level (referenced to the LDO12 VPMIC voltage) is present on SCLK2. This should be implemented using a pull-up resistor. See Section 14.3.4 for details of the External ICE Memory connection.

If development mode is selected, then the WM8325 performs a check for valid ICE data; if the ICE is not connected or contains invalid data, then the WM8325 remains in the OFF power state. The ICE data is deemed valid is the ICE_VALID_DATA field contains the value A596h.

The WM8325 also performs a check for valid contents in the OTP_CUST_ID field in development mode; if the OTP_CUST_ID field is set to zero, then the WM8325 remains in the OFF power state. A non-zero OTP_CUST_ID field is used to confirm valid ICE contents.

Note that, if a GPIO pin is configured in ICE memory as "Power On/Off request" (GPn_FN=02h), then inverted (active low) polarity should be selected for that GPIO (GPn_POL=0). The non-inverted (active high) polarity cannot be fully supported for this function in development mode.

This restriction is only applicable in development mode, and applies only to the GPIO "Power On/Off request" function. See Section 21 for details of the GPIO pin configuration registers.

The non-inverted (active high) polarity can be supported for the GPIO "Power On/Off request" function in development mode if the corresponding GPn_POL register bit in the OTP memory is set to 1 . Note that, if the OTP memory is unprogrammed, the GPn_POL bits will default to 0 .

### 14.3.3 START-UP FROM DCRW REGISTER SETTINGS

Under default settings, the bootstrap configuration data is always loaded when an ON transition is scheduled. For development purposes, this can be disabled by clearing the RECONFIG_AT_ON register bit. (Note that RECONFIG_AT_ON only selects whether Page 2/3/4 data is loaded; Page 0/1 data is always loaded from OTP whenever an ON transition is scheduled.)

When RECONFIG_AT_ON = 1, the bootstrap data is reloaded from either the ICE or OTP when an ON transition is scheduled. The logic level on SCLK2 is checked to determine whether the ICE or the OTP memory should be used. If RECONFIG_AT_ON $=0$, then the latest contents of the DCRW are used to configure the start-up sequence.

Note that, when WM8325 start-up is scheduled using this method, the contents of OTP_CUST_ID is still checked for valid contents. In development mode, the ICE_VALID_DATA field is also checked. See Section 14.3.2 for details.

Note that the RECONFIG_AT_ON control register is locked by the WM8325 User Key. This register can only be changed by writing the appropriate code to the Security register, as described in Section 12.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R16390 (4006h) | 15 | RECONFIG_A <br> Reset Control |  | T_ON |

Table 19 Bootstrap Configuration Reload Control

### 14.3.4 EXTERNAL ICE MEMORY CONNECTION

The recommended component for the external ICE is the Microchip 24AA32A, which provides 32 bytes of memory space. The ICE interfaces with the WM8325 via the SCLK2 and SDA2 pins, and initiates an I2C transfer of data from the ICE when required. The necessary electrical connections for this device are illustrated in Figure 19. The WM8325 assumes an EEPROM device ID of 10100001 (A1h) for ICE read cycles.

The ICE memory contents are defined similarly to Pages 2,3 and 4 of the DCRW memory contents listed in Section 14.6.


Figure 19 ICE Memory Connection

Note that the WM8325 does not support programming the external ICE memory.
External programming of ICE whilst physically connected to the WM8325 is possible by putting the WM8325 in the OFF state. This is supported on the evaluation board, provided the voltage levels on SCLK2 and SDA2 are less than or equal to the LDO12 VPMIC voltage. Note that the Write-Protect (WP) pin on the ICE must be connected to GND (Vss) in this case.

### 14.4 OTP / ICE MEMORY CONTROL

The OTP and ICE Memory commands are initiated by writing to the OTP Control Register, as defined in Section 14.4.6. The supported commands are described below.

READ ICE MEMORY - This command instructs the WM8325 to load data from the external ICE into the WM8325 DCRW memory area. Note that this command is performed automatically when the WM8325 starts up in development mode.

READ OTP MEMORY - This command instructs the WM8325 to load data from the integrated OTP memory area into the WM8325 DCRW memory area. Note that this command is performed automatically when the WM8325 starts up in normal (ie. non-development) mode.

WRITE OTP MEMORY - This command instructs the WM8325 to program the integrated OTP, by writing a copy of the DCRW memory area (Pages $0,1,2$ and 3 ) to the OTP memory. This command should be performed after the required settings have been configured in the DCRW memory. The required settings can be configured in the DCRW either as a result of a ICE Read command, or else through register writes in the PROGRAM power state. Note that the Write OTP command should only be performed once on each OTP page; after the Write OTP command has been performed, the contents of the affected page(s) cannot be erased or re-programmed.

VERIFY OTP MEMORY - This command instructs the WM8325 to compare the contents of the OTP memory with the contents of the DCRW memory. The Verify OTP command performs a check that the OTP data is identical to the DCRW contents, in order to confirm the success of the Write OTP operation. For increased reliability, the WM8325 can apply a 'Margin Read' function when verifying the OTP memory; it is recommended that the Margin Read option is used, as described in Section 14.4.4.

FINALISE OTP PAGES - This command instructs the WM8325 to set the OTP_CUST_FINAL bit in the OTP memory. The Finalise OTP command ensures that any subsequent OTP_WRITE commands to Page 2 or Page 3 of the OTP will have no effect and that the OTP contents are maintained securely.

The OTP and ICE Memory commands are each described in the following sections. Note that, in some cases, commands may be executed on a single page of memory or may be executed as a Bulk operation on all available memory pages.

Completion of each OTP or ICE Memory command is indicated via an Interrupt flag, as described in Section 14.5. The pass/fail outcome of any OTP command is also indicated by the Interrupt bits. Note that read/write access to the WM8325 Register Map is not supported while a ICE/OTP command is in progress. It is recommended that the $\overline{\mathrm{RQ}}$ pin is configured to indicate any ICE/OTP Interrupt event; the host processor should read the OTP/ICE Interrupt event flags to confirm the OTP/ICE command status following the assertion of the $\overline{\mathrm{RQ}}$ pin.

The programming supply voltage PROGVDD is required for the OTP Write commands and the OTP Finalise command. It is also necessary to overdrive the LDO12VOUT pin from an external supply. See Section 6 for details of the required supply voltages.

### 14.4.1 ENTERING / EXITING THE PROGRAM STATE

The ICE and OTP commands are only supported when the WM8325 is in the PROGRAM state. The WM8325 can only enter the PROGRAM state as a transition from the OFF state. This is commanded by setting the OTP_PROG register bit.

Important note - when the PROGRAM state is selected, the WM8325 will read all pages of the OTP memory into the corresponding pages of the DCRW. This is required in order to confirm if the OTP contents have already been finalised (see Section 14.4.5). The previous contents of the DCRW registers will be lost when the PROGRAM state is entered.

The transition into the PROGRAM state can be confirmed by reading the MAIN_STATE register field as defined in Section 11.2. When the MAIN_STATE register reads back a value of 01011, then the WM8325 is in the PROGRAM state.

In the PROGRAM state, the ICE and OTP commands are initiated by further writes to the OTP Control Register (R16394), as described in the following sections.

To exit the PROGRAM state and resume normal operations, a Device Reset must be scheduled.

### 14.4.2 OTP / ICE READ COMMAND

The Read command loads either one or all data pages from the ICE or OTP into the corresponding page(s) of the DCRW. The Read commands are selected by writing 1 to the OTP_READ bit.

To read the OTP, the OTP_MEM bit should be set to 1. To read the ICE, the OTP_MEM bit should be set to 0 .

The Read Margin Level is selected by setting the OTP_READ_LVL. Note that this register relates to the OTP only; it has no effect on ICE Read commands. The recommended setting for the OTP Read command is 'Normal' level. The OTP_READ_LVL field should be set to 00b.

To read a single memory page, the applicable page is selected by setting the OTP_PAGE field. To read all memory pages, the OTP_BULK bit should be set to 1 .

Note that the OTP_PAGE field is defined differently for ICE pages and for OTP pages, as detailed in Section 14.4.6.

All other bits in the OTP Control Register should be set to 0 when a Read command is issued. (Note that OTP_PROG should be set to 0 when a Read command is issued.)

For typical applications, the Bulk Read commands are recommended. The OTP Control Register contents for the OTP / ICE Bulk Read Commands are detailed in Table 20.

| READ COMMAND | OTP CONTROL REGISTER VALUE |
| :--- | :---: |
| ICE Read All | 0120 h |
| OTP Read All | 2120 h |

Table 20 OTP / ICE Read Command

### 14.4.3 OTP WRITE COMMAND

The Write command programs one or all data pages of the OTP with data from the corresponding page(s) of the DCRW. The Write commands are selected by writing 1 to the OTP_WRITE bit.

The OTP memory is selected by setting the OTP_MEM bit to 1 . (Note that the WM8325 does not support programming the external ICE memory.)

To write a single memory page, the applicable page is selected by setting the OTP_PAGE field. To write all memory pages, the OTP_BULK bit should be set to 1 .

Note that Page 0 and Page 1 will be programmed during manufacture, and cannot be re-written. OTP Write is then only possible to Page 2 and Page 3. Selecting the OTP_BULK bit will select OTP Write to Page 2 and Page 3 only.

Note that selecting the OTP_BULK option will cause an OTP Error to be indicated (see Section 14.5). This is because the Bulk Write to Page 0 and Page 1 is not permitted after the factory configuration of the WM8325. It is still possible to Verify the OTP Bulk Write, but the OTP_ERR_EINT flag must be cleared before doing so. The recommended procedure is to Write Page 2 and Page 3 using single page OTP Write commands.

All other bits in the OTP Control Register should be set to 0 when a Write command is issued. (Note that OTP_PROG should be set to 0 when a Write command is issued.)

The programming supply voltage PROGVDD is required for the OTP Write command. It is also necessary to overdrive the LDO12VOUT pin from an external supply. See Section 6 for details of the required supply voltages.

For typical applications, it is recommended to Write Page 2 and Page 3 in two separate commands. The OTP Control Register contents for these OTP Write Commands are detailed in Table 21.

| WRITE COMMAND | OTP CONTROL REGISTER VALUE |
| :--- | :---: |
| OTP Write Page 2 | 2202 h |
| OTP Write Page 3 | 2203 h |

Table 21 OTP Write Command

### 14.4.4 OTP VERIFY COMMAND

The Verify command compares one or all data pages of the OTP with data in the corresponding page(s) of the DCRW. The Verify commands are selected by writing 1 to the OTP_VERIFY bit.

The OTP memory is selected by setting the OTP_MEM bit to 1 . (Note that the WM8325 does not support verifying the external ICE memory.)

The Read Margin Level is selected by setting the OTP_READ_LVL. The recommended setting for the OTP Verify command is Margin 1. The OTP_READ_LVL field should be set to 10b.

To verify a single memory page, the applicable page is selected by setting the OTP_PAGE field. To verify all memory pages, the OTP_BULK bit should be set to 1.

All other bits in the OTP Control Register should be set to 0 when a Verify command is issued. (Note that OTP_PROG should be set to 0 when a Verify command is issued.)

If the OTP Verify operation is unsuccessful (ie. the WM8325 detects a difference between the selected pages of the OTP and DCRW memories), then this is indicated by the OTP_ERR_EINT Interrupt flag, as described in Section 14.5.

Note that, when Verifying the OTP after it has been Finalised, the CUST_OTP_FINAL bit needs to be set in the DCRW using a register write to R30736 prior to the OTP_VERIFY operation. This is because the OTP_FINAL command does not set the CUST_OTP_FINAL bit in the DCRW; it only sets it in the OTP memory. If the CUST_OTP_FINAL bit is not set in DCRW, then the OTP_VERIFY command will result in an OTP error indication.

The OTP Control Register contents for all OTP Verify Commands are detailed in Table 22.

| VERIFY COMMAND | OTP CONTROL REGISTER VALUE |
| :--- | :---: |
| OTP Verify Page 0 | 2480 h |
| OTP Verify Page 1 | 2481 h |
| OTP Verify Page 2 | 2482 h |
| OTP Verify Page 3 | 2483 h |
| OTP Verify All | 24 A 0 h |

Table 22 OTP Verify Command (Margin 1)

### 14.4.5 OTP FINALISE COMMAND

The Finalise command sets the OTP finalise bit for the user-programmable pages of the OTP memory. The Finalise commands are selected by writing 1 to the OTP_FINAL bit.

Note that Page 0 and Page 1 will be programmed and finalised during manufacture; these memory pages cannot be re-written by users. Following the user Finalise command, Page 2 and Page 3 of the OTP memory will be prevented from any further OTP Write commands. Each page of the OTP memory can be programmed only once; the OTP Finalise command ensures that any subsequent Write commands will have no effect and that the OTP contents are maintained securely.

The OTP memory is selected by setting the OTP_MEM bit to 1 . (Note that the WM8325 does not support this function on the external ICE memory.)

The Customer Finalise bit (CUST_OTP_FINAL) is in Page 2. This page is selected by setting OTP_PAGE = 10. Note that the Page 2 finalise bit locks the contents of Page 2 and Page 3.

All other bits in the OTP Control Register should be set to 0 when a Finalise command is issued. (Note that OTP_PROG should be set to 0 when a Finalise command is issued.)

The programming supply voltage PROGVDD is required for the OTP Finalise command. It is also necessary to overdrive the LDO12VOUT pin from an external supply. See Section 6 for details of the required supply voltages.

Note that the OTP_FINAL command does not set the CUST_OTP_FINAL bit in the DCRW; it only sets it in the OTP memory. Care is required when verifying a Finalised OTP page, to avoid an OTP error indication, as described in Section 14.4.4.

The OTP Control Register contents for the OTP Finalise Command are detailed in Table 23. This is the only recommended OTP Finalise Command; no variants of the Finalise Command should be used.

| FINALISE COMMAND | OTP CONTROL REGISTER VALUE |
| :--- | :---: |
| OTP Finalise Page 2 | 2802 h |
| (Note that this command finalises |  |
| the contents of OTP Page 2 and |  |
| Page 3.) |  |

Table 23 OTP Finalise Command

### 14.4.6 OTP CONTROL REGISTER

The OTP Control register (R16394) is defined in Table 24. Note that some of the OTP Programming registers are locked by the WM8325 User Key. These registers can only be changed by writing the appropriate code to the Security register, as described in Section 12.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16394 (400Ah) OTP Control | 15 | OTP_PROG | 0 | Selects the PROGRAM device state. <br> $0=$ No action <br> 1 = Select PROGRAM mode <br> Note that, after PROGRAM mode has been selected, the chip will remain in PROGRAM mode until a Device Reset. Protected by user key |
|  | 13 | OTP_MEM | 1 | Selects ICE or OTP memory for Program commands. $\begin{aligned} & 0=\text { ICE } \\ & 1=O T P \end{aligned}$ <br> Protected by user key |
|  | 11 | OTP_FINAL | 0 | Selects the FINALISE command, preventing further OTP programming. <br> $0=$ No action <br> 1 = Finalise Command <br> Protected by user key |
|  | 10 | OTP_VERIFY | 0 | Selects the VERIFY command for the selected OTP memory page(s). <br> $0=$ No action <br> 1 = Verify Command <br> Protected by user key |
|  | 9 | OTP_WRITE | 0 | Selects WRITE command for the selected OTP memory page(s). <br> $0=$ No action <br> 1 = Write Command <br> Protected by user key |
|  | 8 | OTP_READ | 0 | Selects READ command for the selected memory page(s). <br> $0=$ No action <br> 1 = Read Command <br> Protected by user key |
|  | 7:6 | $\begin{aligned} & \text { OTP_READ_L } \\ & \text { VL[1:0] } \end{aligned}$ | 00 | Selects the Margin Level for READ or VERIFY OTP commands. <br> 00 = Normal <br> 01 = Reserved <br> $10=$ Margin 1 <br> $11=$ Margin 2 <br> Protected by user key |
|  | 5 | OTP_BULK | 0 | Selects the number of memory pages for ICE / OTP commands. <br> $0=$ Single Page <br> 1 = All Pages |
|  | 1:0 | $\begin{aligned} & \text { OTP_PAGE } \\ & \text { [1:0] } \end{aligned}$ | 00 | Selects the single memory page for ICE / OTP commands (when OTP_BULK=0). <br> If OTP is selected (OTP_MEM = 1): <br> $00=$ Page 0 <br> 01 = Page 1 <br> 10 = Page 2 <br> 11 = Page 3 <br> If ICE is selected (OTP_MEM = 0): <br> $00=$ Page 2 <br> 01 = Page 3 <br> 10 = Page 4 <br> 11 = Reserved |

Table 24 OTP Memory Control

### 14.5 OTP / ICE INTERRUPTS

The OTP and ICE memories are associated with two Interrupt event flags.
The OTP_CMD_END_EINT interrupt is set each time an OTP / ICE Command has completed or if OTP Auto-Program has completed. (See Section 14.4 for a definition of the OTP and ICE Commands. See Section 14.6.3 for details of the OTP Auto-Program function.)

The OTP_ERR_EINT interrupt is set when an OTP / ICE Error has occurred. The errors detected include ICE Read Failure, OTP Verify Failure and attempted OTP Write to a page that has been 'Finalised'.

Each of these secondary interrupts triggers a primary OTP Memory Interrupt, OTP_INT (see Section 23). This can be masked by setting the mask bit(s) as described in Table 25.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| R16402(4012h)Interrupt Status2 | 5 | OTP_CMD_END_EINT | OTP / ICE Command End interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 4 | OTP_ERR_EINT | OTP / ICE Command Fail interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
| R16410(401Ah)Interrupt Status2 Mask | 5 | IM_OTP_CMD_END_EINT | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1=\text { Mask interrupt. } \end{aligned}$ $\text { Default value is } 1 \text { (masked) }$ |
|  | 4 | IM_OTP_ERR_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |

Table 25 OTP Memory Interrupts

### 14.6 DCRW MEMORY CONTENTS

The DCRW is the ICE/OTP Register Window, as described in Section 14.2. Under normal operating conditions, this memory area is initialised with data from the integrated OTP or an external ICE memory. The DCRW memory addresses range from R30720 (7800h) to R30759 (7827h). The complete register map definition is described in Section 28.

The register fields in the DCRW allow the start-up configuration of the DC-DC Converters, the LDO Regulators, GPIO pins 1-6 and Status LED outputs to be programmed. The DCRW also provides control of selected Clocking functions and the Start-Up (SYSOK) voltage threshold.

Most of the DCRW contents are duplicates of control registers that exist in the main register area below the DCRW addresses. In theses cases, reading or writing to either address will have the same effect.

Some register fields are defined only in the DCRW area; a detailed description of these fields is provided in the following sub-sections.

### 14.6.1 DCRW PAGE 0

Page 0 of the DCRW occupies register addresses R30720 (7800h) to R30727 (7807h). This contains factory-preset data which is loaded from OTP when an 'ON' state transition is scheduled.

Page 0 of the DCRW contains a 128-bit unique ID. Note that these fields are Read-Only in the OTP and cannot be changed.

### 14.6.2 DCRW PAGE 1

Page 1 of the DCRW occupies register addresses R30728 (7808h) to R30735 (780Fh). This contains factory-preset data which is loaded from OTP when an 'ON' state transition is scheduled.

Page 1 of the DCRW contains trim parameters that ensure the accuracy of the voltage references and the power management RC oscillator. Note that these fields are Read-Only in the OTP and cannot be changed.

### 14.6.3 DCRW PAGE 2

Page 2 of the DCRW occupies register addresses R30736 (7810h) to R30743 (7817h). This contains user-programmable data.

This page of data is normally loaded from OTP when 'ON' state transition is scheduled (except in Development Mode or if RECONFIG_AT_ON = 0). This page of data can also be loaded from OTP using the OTP_READ command; it can be written to the OTP using the OTP_WRITE command.

This page of data is loaded from the first page of ICE memory (00h to OFh) when 'ON' state transition is scheduled in Development Mode (if RECONFIG_AT_ON = 1). This page of data can also be loaded from ICE using the ICE Read command. Note that ICE Address 00h corresponds to bits 15:8 at the start address of DCRW Page 2; ICE Address 01h corresponds to bits 7:0 at the same DCRW address.

If the WM8325 configuration data is loaded from external ICE in response to an 'ON' state transition request, and the OTP_AUTO_PROG register bit is set, then the WM8325 will program the OTP with the contents Page 2 and Page 3 of the DCRW data, after the ICE data has been loaded and confirmed as valid. The WM8325 will also perform a Margin 1 Verify as part of the auto-program function.

The programming supply voltage PROGVDD is required for the OTP_AUTO_PROG command. It is also necessary to overdrive the LDO12VOUT pin from an external supply. See Section 6 for details of the required supply voltages.

Using the auto-program function described above, the OTP will be finalised if the OTP_CUST_FINAL bit is set in the ICE data. Completion of the auto-program is indicated using the OTP interrupts, as described in Section 14.5. The auto-program completion is also indicated on the Status LED outputs, as described in Section 22.

The OTP_CUST_ID field is used to hold a Customer Identifier for the OTP data contents. Whenever an 'ON' state transition is requested, then the OTP_CUST_ID field is checked to confirm valid OTP data. If the OTP_CUST_ID field is set to zero, then the WM8325 remains in the OFF power state. A non-zero OTP_CUST_ID field is used to confirm valid OTP contents.

The OTP_CUST_FINAL bit is used to control whether the user-programmable OTP data (Page 2 and Page 3) is finalised. If OTP_CUST_FINAL is set in the OTP and also set in the DCRW, then the WM8325 prevents any further Writes to the OTP. If the DCRW has been loaded from the OTP, then the OTP_CUST_FINAL bit indicates whether any further Write operations are possible. If the DCRW has been loaded from the ICE, and the OTP auto-programming option is selected (see above), then the value of the OTP_CUST_FINAL bit will be copied from the ICE memory to the OTP memory.

The above registers are defined in Table 26.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R30736 (7810h) <br> Customer OTP <br> ID | 15 | OTP_AUTO_ <br> PROG | 0 | If this bit is set when bootstrap data is <br> loaded from ICE (in development <br> mode), then the ICE contents will be <br> programmed in the OTP. |
|  | $14: 1$ | OTP_CUST_ <br> ID [13:0] | 0000 h | This field is checked when an 'ON' <br> transition is requested. A non-zero <br> value is used to confirm valid data. |
|  | 0 | OTP_CUST_ <br> FINAL | 0 | If OTP_CUST_FINAL is set in the <br> OTP and also set in the DCRW, then <br> no further Writes are possible to the <br> OTP. |

Table 26 OTP Registers - DCRW Page 2

The remaining contents of DCRW Page 2 include the registers listed in Table 27, which are defined in other sections of this datasheet.

| REGISTER | FUNCTION | REFERENCE |
| :---: | :---: | :---: |
| DC1_ON_SLOT [2:0] | DC-DC Converter 1 | See Section 15.11.2 |
| DC1_FREQ [1:0] |  | See Section 15.11.2 |
| DC1_PHASE |  | See Section 15.11.2 |
| DC1_ON_VSEL [6:2] |  | See Section 15.11.2 |
| DC1_CAP [1:0] |  | See Section 15.11.2 |
| DC2_ON_SLOT [2:0] | DC-DC Converter 2 | See Section 15.11.2 |
| DC2_FREQ [1:0] |  | See Section 15.11.2 |
| DC2_PHASE |  | See Section 15.11.2 |
| DC2_ON_VSEL [6:2] |  | See Section 15.11.2 |
| DC2_CAP [1:0] |  | See Section 15.11.2 |
| DC3_ON_SLOT [2:0] | DC-DC Converter 3 | See Section 15.11.2 |
| DC3_PHASE [1:0] |  | See Section 15.11.2 |
| DC3_ON_VSEL [6:2] |  | See Section 15.11.2 |
| DC3_CAP [1:0] |  | See Section 15.11.2 |
| DC4_ON_SLOT [2:0] | DC-DC Converter 4 | See Section 15.11.2 |
| DC4_PHASE [1:0] |  | See Section 15.11.2 |
| DC4_ON_VSEL [6:2] |  | See Section 15.11.2 |
| DC4_CAP [1:0] |  | See Section 15.11.2 |
| LDO1_ON_SLOT [2:0] | LDO Regulator 1 | See Section 15.11.3 |
| LDO1_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO2_ON_SLOT [2:0] | LDO Regulator 2 | See Section 15.11.3 |
| LDO2_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO3_ON_SLOT [2:0] | LDO Regulator 3 | See Section 15.11.3 |
| LDO3_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO4_ON_SLOT [2:0] | LDO Regulator 4 | See Section 15.11.3 |
| LDO4_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO5_ON_SLOT [2:0] | LDO Regulator 5 | See Section 15.11.3 |
| LDO5_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO6_ON_SLOT [2:0] | LDO Regulator 6 | See Section 15.11.3 |
| LDO6_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO7_ON_SLOT [2:0] | LDO Regulator 7 | See Section 15.11.3 |
| LDO7_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO8_ON_SLOT [2:0] | LDO Regulator 8 | See Section 15.11.3 |
| LDO8_ON_VSEL [4:0] |  | See Section 15.11.3 |

Table 27 DCRW Page 2

### 14.6.4 DCRW PAGE 3

Page 3 of the DCRW occupies register addresses R30744 (7818h) to R30751 (781Fh). This contains user-programmable data.

This page of data is normally loaded from OTP when 'ON' state transition is scheduled (except in Development Mode or if RECONFIG_AT_ON = 0). This page of data can also be loaded from OTP using the OTP_READ command; it can be written to the OTP using the OTP_WRITE command.

This page of data is loaded from the second page of ICE memory (10h to 1Fh) when 'ON' state transition is scheduled in Development Mode (if RECONFIG_AT_ON = 1). This page of data can also be loaded from ICE using the ICE Read command. Note that ICE Address 10h corresponds to bits $15: 8$ at the start address of DCRW Page 3; ICE Address 11 h corresponds to bits $7: 0$ at the same DCRW address.

The contents of DCRW Page 3 include the registers listed in Table 28.

| REGISTER | FUNCTION | REFERENCE |
| :---: | :---: | :---: |
| LDO9_ON_SLOT [2:0] | LDO Regulator 9 | See Section 15.11.3 |
| LDO9_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO10_ON_SLOT [2:0] | LDO Regulator 10 | See Section 15.11.3 |
| LDO10_ON_VSEL [4:0] |  | See Section 15.11.3 |
| LDO11_ON_SLOT [2:0] | LDO Regulator 11 | See Section 15.11.3 |
| LDO11_ON_VSEL [3:0] |  | See Section 15.11.3 |
| DC4_SLV | DC-DC Converter 4 | See Section 15.6.1 |
| EPE1_ON_SLOT [2:0] | External Power Converter Enable | See Section 15.11.4 |
| EPE2_ON_SLOT [2:0] |  | See Section 15.11.4 |
| GP1_DIR | GPIO1 | See Section 21.3 |
| GP1_PULL [1:0] |  | See Section 21.3 |
| GP1_INT_MODE |  | See Section 21.3 |
| GP1_PWR_DOM |  | See Section 21.3 |
| GP1_POL |  | See Section 21.3 |
| GP1_OD |  | See Section 21.3 |
| GP1_ENA |  | See Section 21.3 |
| GP1_FN [3:0] |  | See Section 21.3 |
| GP2_DIR | GPIO2 | See Section 21.3 |
| GP2_PULL [1:0] |  | See Section 21.3 |
| GP2_INT_MODE |  | See Section 21.3 |
| GP2_PWR_DOM |  | See Section 21.3 |
| GP2_POL |  | See Section 21.3 |
| GP2_OD |  | See Section 21.3 |
| GP2_ENA |  | See Section 21.3 |
| GP2_FN [3:0] |  | See Section 21.3 |
| GP3_DIR | GPIO3 | See Section 21.3 |
| GP3_PULL [1:0] |  | See Section 21.3 |
| GP3_INT_MODE |  | See Section 21.3 |
| GP3_PWR_DOM |  | See Section 21.3 |
| GP3_POL |  | See Section 21.3 |
| GP3_OD |  | See Section 21.3 |
| GP3_ENA |  | See Section 21.3 |
| GP3_FN [3:0] |  | See Section 21.3 |
| GP4_DIR | GPIO4 | See Section 21.3 |
| GP4_PULL [1:0] |  | See Section 21.3 |
| GP4_INT_MODE |  | See Section 21.3 |
| GP4_PWR_DOM |  | See Section 21.3 |
| GP4_POL |  | See Section 21.3 |
| GP4_OD |  | See Section 21.3 |
| GP4_ENA |  | See Section 21.3 |
| GP4_FN [3:0] |  | See Section 21.3 |
| GP5_DIR | GPIO5 | See Section 21.3 |
| GP5_PULL [1:0] |  | See Section 21.3 |
| GP5_INT_MODE |  | See Section 21.3 |
| GP5_PWR_DOM |  | See Section 21.3 |
| GP5_POL |  | See Section 21.3 |
| GP5_OD |  | See Section 21.3 |
| GP5_ENA |  | See Section 21.3 |
| GP5_FN [3:0] |  | See Section 21.3 |
| GP6_DIR | GPIO6 | See Section 21.3 |
| GP6_PULL [1:0] |  | See Section 21.3 |


| REGISTER | FUNCTION | REFERENCE |
| :---: | :---: | :---: |
| GP6_INT_MODE |  | See Section 21.3 |
| GP6_PWR_DOM |  | See Section 21.3 |
| GP6_POL |  | See Section 21.3 |
| GP6_OD |  | See Section 21.3 |
| GP6_ENA |  | See Section 21.3 |
| GP6_FN [3:0] |  | See Section 21.3 |
| CLKOUT_SLOT [2:0] | Clocking | See Section 13.1 |
| XTAL_ENA |  | See Section 13.1 |
| XTAL_INH |  | See Section 13.1 |
| WDOG_ENA | Watchdog Timer | See Section 25 |
| LED1_SRC [1:0] | System Status LED Drivers | See Section 22.2 |
| LED2_SRC [1:0] |  | See Section 22.2 |
| SYSOK_THR [2:0] | Supply Voltage Monitoring | See Section 24.4 |

Table 28 DCRW Page 3

### 14.6.5 DCRW PAGE 4

Page 4 of the DCRW occupies register addresses R30752 (7820h) to R30759 (7827h).
This page of data is loaded from the third page of ICE memory (20h to 2 Fh ) when 'ON' state transition is scheduled in Development Mode. This page of data can also be loaded from ICE using the ICE Read command. Note that ICE Address 20h corresponds to bits $15: 8$ at the start address of DCRW Page 4; ICE Address 21 h corresponds to bits 7:0 at the same DCRW address.

The ICE_VALID_DATA register is used to hold a validation field for the ICE data contents. If the WM8325 configuration data is loaded from the external ICE in response to an 'ON' state transition request in Development Mode, then the ICE_VALID_DATA field is checked to confirm valid ICE data.

The ICE data is deemed valid if the ICE_VALID_DATA field contains the value A596h. If the ICE is not connected or contains invalid data, then the WM8325 remains in the OFF power state until a Device Reset.

The ICE_VALID_DATA register is defined in Table 29.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :---: | :---: | :--- |
| R30759 (7827h) <br> ICE CHECK <br> DATA | $15: 0$ | ICE_VALID <br> DATA [15:0] | 0000 h | This field is checked in development <br> mode when an 'ON' transition is <br> requested. A value of A596h is <br> required to confirm valid data. |

Table 29 ICE Registers - DCRW Page 5

## 15 POWER MANAGEMENT

### 15.1 GENERAL DESCRIPTION

The WM8325 provides 4 DC-DC synchronous buck converters and 11 LDO regulators. The regulators comprise general purpose LDOs (LDO1 - LDO6) and low-noise analogue LDOs (LDO7 - LDO10). The analogue LDOs offer superior PSRR, noise and load-transient performance. LDO11 is a low power LDO intended for powering "always on" circuits connected to the WM8325; this LDO can be configured to remain enabled in the OFF state.

These power management components are designed to support application processors and associated peripherals. DC-DC1 and DC-DC2 are intended to provide power to the processor voltage domains; DC-DC3 is suitable for powering memory circuits or for use as a pre-regulator for the LDOs. The output voltage of each of the buck converters and regulators is programmable in software through control registers. DC-DC3 and DC-DC4 can be ganged together in dual mode, providing an increased current capability for higher power processor voltage domains.

The WM8325 can execute programmable sequences of enabling and disabling the DC-DC Converters and LDO Regulators as part of the transitions between the ON, OFF and SLEEP power states. The WM8325 power management circuits can also interface with configurable hardware control functions supported via GPIO pins. These include GPIO inputs for selecting alternate voltages or operating modes, and GPIO outputs for controlling external power management circuits.

The configuration of the power management circuits, together with some of the GPIO pins and other functions, may be stored in the integrated OTP memory. This avoids any dependence on a host processor to configure the WM8325 at start-up. See Section 14 for details of the OTP memory.

### 15.2 DC-DC CONVERTER AND LDO REGULATOR ENABLE

The integrated DC-DC Converters and LDO Regulators can each be enabled in the ON or SLEEP power states by setting the DCm_ENA or LDOn_ENA bits as defined in Section 15.11.1. Note that setting the DCm_ENA or LDOn_ENA bits in the OFF state will not enable the DC-DC Converters or LDO Regulators. These bits should not be written to when the WM8325 is in the OFF state; writing to these bits in the OFF state may cause a malfunction.

In many applications, there will be no need to write to the DCm_ENA or LDOn_ENA bits, as these bits are controlled by the WM8325 when a power state transition is scheduled. Dynamic, run-time control of the DC-DC Converters or LDO Regulators is also possible by writing to these registers.

The DC-DC Converters and LDO Regulators can be assigned to a Hardware Enable (GPIO) input for external enable/disable control. In this case, the converter or regulator is not affected by the associated DCm_ENA or LDOn_ENA bits. See Section 15.3 for further details.

The WM8325 can also control other circuits, including external DC-DC Converters or LDO Regulators using the External Power Enable (EPE) outputs. The External Power Enable outputs are alternate functions supported via GPIO - see Section 21. The External Power Enable outputs can be controlled in the same way as the internal DC-DC Converters and LDO Regulators. The associated control bits are EPE1_ENA and EPE2_ENA, as defined in Section 15.11.1.

LDO Regulator 11 is a Low Power LDO Regulator, which is configured differently to the other LDOs. It is a low-power LDO intended for "Always-On" functions external to the WM8325 and can be enabled when the WM8325 is in the OFF power state.

When LDO11_FRCENA is set, then LDO11 is enabled at all times in the OFF, ON and SLEEP states. Note that LDO11 is always disabled in the BACKUP and NO POWER states. See Section 15.11 .3 for the definition of LDO11_FRCENA.

The current commanded state of each of the DC-DC Converters, LDO Regulators and EPE outputs is indicated in the DCm_STS, LDOn_STS and EPEn_STS register bits.

If a fault condition causes any converter or regulator to be disabled, then the associated _ENA and _STS fields are reset to 0 .

### 15.3 TIMESLOT CONTROL AND HARDWARE ENABLE (GPIO) CONTROL

The DC-DC Converters (1-4) and LDO Regulators (1-11) may be programmed to switch on in a selected timeslot within the ON sequence using the DCm_ON_SLOT or LDOn_ON_SLOT fields. These register fields are defined in Section 15.11.2 and Section 15.11.3. Alternatively, these fields can be used to assign a converter / regulator to one of the Hardware Enable Inputs. (The Hardware Enable Inputs are alternate functions supported via GPIO - see Section 21.)

Converters / regulators which are assigned to one of the Hardware Enable Inputs are enabled or disabled according to the logic level of the respective GPIO input in the ON or SLEEP power states. The Hardware Enable Inputs are effective from the end of the ON sequence until the start of the OFF sequence. Note that the GPIO Hardware Enable function is not the same as the GPIO Hardware Control function.

Any converters / regulators which are assigned to timeslots within the ON sequence will be disabled in the reverse sequence when an OFF sequence is scheduled. Any converters / regulators which are not assigned to timeslots, or are assigned to Hardware Enable Inputs, will be disabled immediately at the start of the OFF sequence.

Each of the converters / regulators may also be programmed to be disabled in a selected timeslot within the SLEEP sequence using the DCm_SLP_SLOT or LDOn_SLP_SLOT fields. In the case of converters / regulators which are not disabled by the SLEEP sequence, these fields determine in which timeslot each converter or regulator enters its SLEEP configuration.

Any converters / regulators which are disabled as part of the SLEEP sequence will be enabled in the reverse sequence when a WAKE transition is scheduled.

By default, the OFF sequence is the reverse of the ON sequence. Similarly, the WAKE sequence is the reverse of the SLEEP sequence. If a different behaviour is required, this can be achieved by writing to the _ON_SLOT or _SLP_SLOT registers between transitions in order to re-define the sequences.

Any converters / regulators which are assigned to Hardware Enable Inputs will remain under control of the Hardware Enable Inputs in the SLEEP power state. In this case, the DCm_SLP_SLOT or LDOn_SLP_SLOT fields determine in which timeslot the converter / regulator enters its SLEEP configuration.

The WM8325 will control the DCm_ENA or LDOn_ENA bit (see Section 15.2) for any converter / regulator that is enabled or disabled during the power state transitions. In the case of a converter / regulator assigned to a Hardware Enable (GPIO) input, the DCm_ENA or LDOn_ENA bit is not controlled and the converter / regulator is not affected by this bit.

The DC-DC converters include a soft-start feature that limits in-rush current at start-up. However, in order to further reduce supply in-rush current, it is recommended that the individual converters are programmed to start up in different time slots within the start-up sequence, as described in Section 11.3.

Similarly, it is recommended that the individual LDO regulators are programmed to start up in different time slots within the start-up sequence, as described in Section 11.3.

The External Power Enable (EPE) outputs, EPE1 and EPE2, may also be assigned to timeslots in the ON / SLEEP sequences or assigned to Hardware Enable inputs using the EPEn_ON_SLOT and EPEn_SLP_SLOT fields described in 15.11.4.

Note that a transition from the SLEEP state to the OFF state is not a controlled transition. If an 'OFF' event occurs whilst in the SLEEP state, then the WM8325 will select the OFF state, but all the enabled converters and regulators will be disabled immediately; the time-controlled sequence is not implemented in this case. See Section 11.3 for details of the WM8325 'OFF' events.

### 15.4 OPERATING MODE CONTROL

### 15.4.1 DC-DC SYNCHRONOUS BUCK CONVERTERS

The DC-DC Converters DC-DC1 - DC-DC4 can be configured to operate in four different operating modes. The operating modes are summarised in Table 30. For more detailed information on the DCDC (Buck) Converter operating modes, see Section 15.14.2.

| DC-DC CONVERTER <br> OPERATING MODE | DESCRIPTION |
| :--- | :--- |
| Forced Continuous Conduction <br> Mode (FCCM) | High performance mode for all static and transient load <br> conditions. |
| Auto Mode: Continuous / <br> Discontinuous Conduction with <br> Pulse-Skipping Mode (CCM/DCM <br> with PS) | High efficiency mode for all static and transient load <br> conditions. Performance may be less than FCCM mode for <br> heavy load transients. |
| Hysteretic Mode | High efficiency mode for light static and light transient loads <br> only. Maximum load current is restricted; output voltage ripple <br> is increased. |
| LDO Mode | Power saving mode for light loads only. High efficiency for <br> ultra light loads. Low current soft-start control. |

Table 30 DC-DC Synchronous Buck Converter Operating Modes

The operating mode of the DC-DC Converters in the ON power state is selected using the DCm_ON_MODE register fields. The operating mode of the DC-DC Converters in the SLEEP power state is selected using the DCm_SLP_MODE register fields.

When changing the operating mode of the DC-DC Converters in preparation for an increased load, a set-up time of $100 \mu$ s should be allowed for the operating mode to be established before applying the new load.

Note that the operating mode of the DC-DC Converters may also be controlled by the Hardware Control inputs. The Hardware Control inputs are alternate functions supported via GPIO. See Section 15.8 for details of Hardware Control.

### 15.4.2 LDO REGULATORS

The LDO Regulators LDO1 - LDO10 can be configured to operate in Normal operating mode or in Low Power mode.

The operating mode of the LDO Regulators in the ON power state is selected using the LDOn_ON_MODE register fields. The operating mode of the LDO Regulators in the SLEEP power state is selected using the LDOn_SLP_MODE register fields.

For the standard LDOs, LDO1 - LDO6, two different Low Power modes are provided, offering limited load current capability and reduced quiescent current. When Low Power mode is selected in the ON or SLEEP power states, then the LDOn_LP_MODE register bits determine which Low Power mode is selected.

Note that the operating mode and output voltage of the LDO Regulators may also be controlled by the Hardware Control inputs. The Hardware Control inputs are alternate functions supported via GPIO. See Section 15.8 for details of Hardware Control.

### 15.5 OUTPUT VOLTAGE CONTROL

### 15.5.1 DC-DC SYNCHRONOUS BUCK CONVERTERS

The output voltage of the DC-DC Converters 1-4 in the ON power state is selected using the DCm_ON_VSEL register fields. The output voltage of these converters in the SLEEP power state is selected using the DCm_SLP_VSEL register fields.

DC-DC Converters 1 and 2 support two different switching frequencies, as described in Section 15.6. Note that the supported output voltage range for these converters is restricted in the 4 MHz mode; for output voltages greater than 1.4 V , the 2 MHz mode must be used.

The DC-DC Converters are dynamically programmable - the output voltage may be adjusted in software at any time. These converters are step-down converters; their output voltage can therefore be lower than the input voltage, but cannot be higher.

Note that the output voltage of DC-DC Converters 1 and 2 may also be controlled using the Dynamic Voltage Scaling features described in Section 15.6. Software control (using register writes) and hardware control (using the Hardware DVS Control inputs supported via GPIO) is supported.

Note that the output voltage of the DC-DC Converters may also be controlled by the Hardware Control inputs. The Hardware Control inputs are alternate functions supported via GPIO. See Section 15.8 for details of Hardware Control.

When changing the output voltage of DC-DC Converters 1 and 2, the GPIO output "DC-DCm DVS Done" can be used to confirm the DVS Control has completed; see Section 15.6 for details.

### 15.5.2 LDO REGULATORS 1-10

The output voltage of the LDO Regulators 1-10 in the ON power state is selected using the LDOn_ON_VSEL register fields. The output voltage of the LDO Regulators in the SLEEP power state is selected using the LDOn_SLP_VSEL register fields.

The LDO Regulators are dynamically programmable - the output voltage may be adjusted in software at any time.

Note that the output voltage of the LDO Regulators may also be controlled by the Hardware Control inputs. The Hardware Control inputs are alternate functions supported via GPIO. See Section 15.8 for details of Hardware Control.

### 15.5.3 LDO REGULATOR 11

The output voltage of LDO11 can be set in two ways - it can be commanded directly, or it can be commanded to follow the DC-DC Converter 1 output voltage.

When LDO11_VSEL_SRC $=0$, then the output voltage of LDO11 is set by LDO11_ON_VSEL (in the ON state) or by LDO11_SLP_VSEL (in the SLEEP state) in the same way as the other LDOs.

When LDO11_VSEL_SRC = 1, the output voltage of LDO11 follows the output voltage of DC-DC Converter 1. This enables both domains to be changed at the same time, eg. the processor core and processor 'alive' domains. In this case, the LDO11 output voltage follows DC1_ON_VSEL or DC1_SLP_VSEL in the ON state or SLEEP state respectively.

Note that, when LDO11_VSEL_SRC = 1, the LDO11 regulator adopts the nearest achievable output voltage, which may not be identical to the DC-DC1 voltage, due to the more limited range and resolution of LDO11 - the output voltage of LDO11 is in the range 0.8 V to 1.55 V in 50 mV steps; the output voltage of DC-DC1 is in the range 0.6 V to 1.8 V in 12.5 mV steps. If DC-DC1 is disabled, then the LDO11 voltage tracking feature is not supported, and the LDO11 output voltage will be 0.8 V .

### 15.6 DC-DC SYNCHRONOUS BUCK CONVERTER CONTROL

Soft-Start control is provided for each of the DC-DC synchronous buck converters, using the DCm_SOFT_START register fields. When a DC-DC Converter is switched on, the soft-start circuit will apply current limiting in order to control the in-rush current. For DC-DC1 and DC-DC2, the current limit is increased through up to 8 stages to the full load condition. The DCm_SOFT_START registers select the duration of these stages. (Note that, under light loads, the full start-up may be achieved in fewer than 8 stages.) A similar function is provided for DC-DC3 and DC-DC4, but only 3 intermediate stages are implemented for these converters.

When DC-DC3 or DC-DC4 is operating in Hysteretic Mode, the maximum DC output current can be set using the DC3_STNBY_LIM and DC4_STNBY_LIM registers. See Section 15.4.1 for details of the DC-DC3 and DC-DC4 operating modes.

To ensure stable operation, the register fields DCm_CAP must be set for each of the DC-DC Converters according to the output capacitance. (Note that these fields are set via OTP/ICE settings only; they cannot be changed by writing to the control register.) The choice of output capacitor is described in Section 30.3.

When a DC-DC Converter is disabled, the output pin can be configured to be floating or to be actively discharged. This is selected using DCm_FLT.

DC-DC Converters 1 and 2 also support selectable switching frequency. This can either be 2 MHz or 4 MHz , according to the DCm_FREQ register field. (Note that these fields are set via OTP/ICE settings only; they cannot be changed by writing to the control register.) The switching frequency of DC-DC3 is fixed at 2 MHz .

Note that the supported output voltage range for DC-DC Converters 1 and 2 is restricted in the 4 MHz mode; for output voltages greater than 1.4 V , the 2 MHz mode must be used.

Note that the maximum output current for Converter DC-DC2 is limited to 1250 mA in the 4 MHz mode; for output currents up to 2500 mA , the 2 MHz mode must be used.

The switching phase of each DC-DC converter can be set using the DCm_PHASE bits. Where two converters are operating at the same switching frequency, the supply current ripple can be minimised by selecting a different switching phase for each converter.

The Dynamic Voltage Scaling (DVS) feature on DC-DC1 and DC-DC2 enables hardware or software selection of an alternate output voltage, DCm_DVS_VSEL. This may be useful if a short-term variation in output voltage is required.

The DVS voltage (set by DCm_DVS_VSEL) may be selected by setting DCm_DVS_SRC $=01$. Alternatively, the DVS voltage may be selected under control of one of the Hardware DVS Control inputs supported via the GPIO pins. See Section 21 for details of configuring the GPIO pins as Hardware DVS Control inputs.

Whenever the DVS voltage is selected by any method, the DVS selection takes precedence over the ON, SLEEP or Hardware Control (HWC) configuration. See Section 15.8 for details of Hardware Control options.

The output voltage ramp rate is selectable for DC-DC Converters 1 and 2. The DCm_RATE field selects the rate of change of output voltage, whether this is in response to an operating mode transition, or any hardware or software command. Note that the DCm_RATE field is accurate in Forced Continuous Conduction Mode (FCCM); in other modes, the actual slew rate may be longer in the case of a decreasing output voltage selection, especially under light load conditions.

The WM8325 can indicate the status of the Dynamic Voltage Scaling via a GPIO pin configured as a "DC-DC1 DVS Done" or "DC-DC2 DVS Done" output (see Section 21). When a GPIO pin is configured to indicate the DVS status, this signal is temporarily de-asserted during a DVS transition on the associated DC-DC Converter, and is subsequently asserted to indicate the transition has completed.

Note that the GPIO DVS outputs indicate the progress of all output voltage slews; they are not limited to transitions associated with DCm_DVS_SRC; the GPIO DVS output also indicates the status of a slew caused by a write to the DCm_ON_VSEL register, or a slew to the DCm_SLP_VSEL voltage. Note also that the GPIO DVS outputs are indicators of the DVS control mechanism only; they do not confirm the output voltage accuracy. The output voltage can be checked using the voltage status bits if required (see Section 15.2).

### 15.6.1 DC-DC3 / DC-DC4 DUAL MODE

DC-DC Converters 3 and 4 can be configured to operate in 'Dual' mode, where the two converters are ganged together to support an increased current capability. In this mode, the two converters employ a common voltage feedback circuit in order to ensure the two outputs are accurately aligned. The dual mode is selected by configuring DC-DC4 as a 'Slave' to DC-DC3.

When the DC4_SLV register is set, then DC-DC4 comes under the control of the DC-DC3 registers, and both converters are controlled together. All other DC-DC4 control registers have no effect when DC4_SLV is set. Note that the DC4_SLV register can only be controlled via OTP/ICE configuration; it cannot be changed by writing to the control register.

Note that, when DC-DC3 and DC-DC4 are operating in dual mode, then discontinuous conduction mode operation is not possible. If the selected operating mode of DC-DC3 is Auto mode (Continuous / Discontinuous Conduction with Pulse Skipping), then Forced Continuous Conduction mode (FCCM) will be implemented.

In Forced Continuous Conduction mode, the dual ganged converters support an increased current capability, as detailed in the Electrical Characteristics - see Section 7.1. In the Hysteretic and LDO operating modes, the current limit of the dual-ganged converters is the same as for a single buck converter, DC-DC3.

### 15.7 LDO REGULATOR CONTROL

The LDO Regulators $1-10$ can be configured to act as Current Limited Switches by setting the LDOn_SWI field. When this bit is selected, there is no voltage regulation and the operating mode and output voltage controls of the corresponding LDO are ignored. In Switch mode, the switch is enabled (closed) and disabled (opened) by enabling or disabling the LDO.

Note that Switch mode cannot be selected via the OTP memory settings, and must be configured after the WM8325 has entered the ON state.

When the LDO Regulator is disabled (and Switch mode is not selected), the output pin can be configured to be floating or to be actively discharged. This is selected using LDOn_FLT.

### 15.8 HARDWARE CONTROL (GPIO)

The DC-DC Converters, LDO Regulators and EPE outputs may be controlled by the Hardware Control inputs supported via the GPIO pins. The DCm HWC SRC, LDOn HWC SRC or EPEn_HWC_SRC fields determine which of these Hardware Control inputs is effective.

See Section 21 for details of configuring the GPIO pins as Hardware Control inputs. Note that the GPIO Hardware Control function is not the same as the GPIO Hardware Enable function.

Hardware Control is only possible when the applicable DCm_ENA, LDOn_ENA or EPEn_ENA control bit is set (see Section 15.2), or if a Hardware Enable has been assigned to the relevant function and is asserted.

The action taken in response to the selected Hardware Control inputs is configurable for each DC-DC Converter, LDO Regulator or EPE output. The available options are described below.

When a Hardware Control input is assigned to a DC-DC Buck Converter, and is asserted, the operating mode and output voltage of the relevant DC-DC Converter is determined by the DCm_HWC_VSEL and DCm_HWC_MODE fields; this takes precedence over the normal ON or SLEEP settings.

Note that the Hardware Control input can be used to disable a DC-DC Buck Converter if required, by setting DCm_HWC_MODE $=01$.

When a Hardware Control input is assigned to LDO Regulators 1-10, and is asserted, the operating mode and output voltage of the relevant LDO Regulators is determined by the LDOn_HWC_VSEL and LDOn_HWC_MODE fields; this takes precedence over the normal ON or SLEEP settings.

Note that, for the standard LDOs (LDO1 - LDO6), when Low Power Mode is selected (LDOn_HWC_MODE = 00 or 10), then the Low Power mode type is determined by the LDOn_LP_MODE register bits.

When a Hardware Control input is assigned to the External Power Enable (EPE) outputs, and is asserted, the relevant EPE outputs are controlled as determined by the EPEn_HWC_ENA field; this takes precedence over the normal ON or SLEEP settings. The available options are to de-assert the EPE, or for the EPE to remain under control of EPEn_ENA.

### 15.9 FAULT PROTECTION

Each of the DC-DC Buck Converters (1 to 4 ) is monitored for voltage accuracy and fault conditions. An undervoltage condition is set if the output voltage falls below the required level by more than the applicable undervoltage margin, as specified in Section 7.1.

Each LDO Regulator (1 to 10) is monitored for voltage accuracy and fault conditions. An undervoltage condition is set if the output voltage falls below the required level by more than the undervoltage margin, as specified in Section 7.2.

The DCm_ERR_ACT and LDOn_ERR_ACT fields configure the fault response to an Undervoltage condition. An Interrupt is always triggered under this condition (see Section 15.12); additional action can also be selected independently for each converter / regulator. The options are to ignore the fault, shut down the converter, or to shut down the system. To prevent false alarms during short current surges, faults are only signalled if the fault condition persists.

If a fault condition is detected, and the selected response is to shut down the converter or regulator, then the associated _ENA and _STS fields are reset to 0, as described in Section 15.2.

If a fault condition is detected, and the selected response is to shut down the system, then a Device Reset is triggered, as described in Section 24.1, forcing a transition to the OFF state. The WM8325 will automatically return to the ON state after performing the Device Reset.

Note that, if the fault condition persists, then a maximum of 6 Device Resets will be attempted to initiate the start-up sequence. If the sequence fails more than 6 times, the WM8325 will remain in the OFF state until the next valid ON state transition event occurs.

Note that DC-DC1 and DC-DC2 overvoltage and high current conditions can be detected and reported as described in Section 15.10. The DCm_ERR_ACT fields have no relation to these conditions.

The DC-DC3 and DC-DC4 Converters have a selectable overvoltage protection feature, controlled by DC3_OVP or DC4_OVP. This affects the converter response when the applicable converter is enabled or when its output voltage is increased. When the overvoltage protection is enabled, there is less overshoot in the output voltage, but some oscillation may occur as the voltage settles. This function should only be enabled if steep load transients are present on the output of the DC-DC Converter and if voltage overshoot is critical.

### 15.10 MONITORING AND FAULT REPORTING

Each of the DC-DC Converters (1 to 4) and LDOs (1 to 10) is monitored for voltage accuracy and fault conditions. An undervoltage condition is detected if the voltage falls below the required level by more than a pre-determined tolerance. If an undervoltage condition occurs, then this is indicated using the corresponding status bit(s) defined in Section 15.11.5. An undervoltage condition also triggers an Undervoltage Interrupt (see Section 15.12). Additional actions to shut down the converter or perform a Device Reset may also be selected.

The Internal LDO (LDO13) is also monitored for voltage accuracy and fault conditions. An undervoltage condition in LDO13 is indicated using the INTLDO_UV_STS bit. This undervoltage condition also causes an OFF transition to be scheduled, as described in Section 11.3.

DC-DC Converters 1 and 2 are monitored for overvoltage conditions. An overvoltage condition is set if the voltage is more than 100 mV above the required level. If an overvoltage condition occurs, then this is indicated using the corresponding status bit(s). Note that there is no Interrupt or other selectable response to an overvoltage condition.

The current draw on DC-DC Converters 1 and 2 can be monitored against user-programmable thresholds in order to detect a high current condition. This feature is enabled using DCm_HC_IND_ENA and the current threshold is set using DCm_HC_THR. Note that the high current threshold is not the same as the maximum current capability of the DC-DC Converters, but is set according to the application requirements. If a high current condition occurs, then this is indicated using the corresponding status bit(s). A high current condition also triggers a High Current Interrupt (see Section 15.12).

### 15.11 POWER MANAGEMENT REGISTER DEFINITIONS

### 15.11.1 DC-DC CONVERTER AND LDO REGULATOR ENABLE

The Enable and Status register bits for the DC-DC Converters and LDO Regulators are defined in Table 31.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :---: | :---: | :--- |
| R16464 (4050h) <br> DCDC Enable | $3: 0$ | DCm_ENA | 0 | DC-DCm Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is <br> indicated in DCm_STS) |
| R16465 (4051h) <br> LDO Enable | $10: 0$ | LDOn_ENA | 0 | LDOn Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is <br> indicated in LDOn_STS) |
| R16466 (4052h) <br> DCDC Status | $3: 0$ | DCm_STS | 0 | DC-DCm Status <br> $0=$ Disabled <br> $1=$ Enabled |
| R16467 (4053h) <br> LDO Status | $10: 0$ | LDOn_STS | 0 | LDOn Status <br> $0=$ Disabled <br> $1=$ Enabled |

## Notes:

1. $n$ is a number between 1 and 11 that identifies the individual LDO Regulator.
2. $m$ is a number between 1 and 4 that identifies the individual DC-DC Converter.

Table 31 DC-DC Converter and LDO Regulator Control

The Enable and Status register bits for the External Power Enable (EPE) Controls are defined in Table 32.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :---: | :---: | :--- |
| R16464 (4050h) <br> DCDC Enable | 7 | EPE2_ENA | 0 | EPE2 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is <br> indicated in EPE2_STS) |
|  | 6 | EPE1_ENA | 0 | EPE1 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is <br> indicated in EPE1_STS) |
| R16466 (4052h) | 7 | EPE2_STS | 0 | EPE2 Status <br> $0=$ Disabled <br> DCDC Status |
|  | 6 | EPE1_STS | 0 | EPE1 Status <br> $0=$ Disabled <br> $1=$ Enabled |

Table 32 External Power Enable (EPE) Control

### 15.11.2 DC-DC SYNCHRONOUS BUCK CONVERTER CONTROL

The register controls for configuring the DC-DC synchronous buck converters 1-4 are defined in Table 33.

Note that the DCm_ON_SLOT fields and the 5 MSBs of DCm_ON_VSEL may also be stored in the integrated OTP memory. See Section 14 for details.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16470 (4056h) <br> DC1 Control 1 | 15:14 | $\begin{aligned} & \text { DC1_RATE } \\ & \text { [1:0] } \end{aligned}$ | 10 | DC-DC1 Voltage Ramp rate <br> $00=1$ step every 32us <br> $01=1$ step every 16 us <br> $10=1$ step every 8us <br> 11 = Immediate voltage change |
|  | 12 | DC1_PHASE | 0 | DC-DC1 Clock Phase Control <br> $0=$ Normal <br> 1 = Inverted |
|  | 9:8 | $\begin{aligned} & \text { DC1_FREQ } \\ & {[1: 0]} \end{aligned}$ | 00 | DC-DC1 Switching Frequency <br> $00=$ Reserved <br> $01=2.0 \mathrm{MHz}$ (2.2uH output inductor) <br> $10=4.0 \mathrm{MHz}$ (1uH output inductor) <br> $11=4.0 \mathrm{MHz}$ ( 0.5 uH output inductor) <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |
|  | 7 | DC1_FLT | 0 | DC-DC1 Output float <br> $0=$ DC-DC1 output discharged when disabled <br> 1 = DC-DC1 output floating when disabled |
|  | 5:4 | $\begin{aligned} & \hline \text { DC1_SOFT_ } \\ & \text { START [1:0] } \end{aligned}$ | 00 | DC-DC1 Soft-Start Control <br> (Duration in each of the 8 startup current limiting steps.) <br> $00=32$ us steps <br> $01=64$ us steps <br> $10=128$ us steps <br> $11=256$ us steps |
|  | 1:0 | $\begin{aligned} & \text { DC1_CAP } \\ & {[1: 0]} \end{aligned}$ | 00 | DC-DC1 Output Capacitor <br> $00=4.7 \mathrm{uF}$ to 20 uF <br> 01 = Reserved <br> $10=22 \mathrm{uF}$ to 47 uF <br> 11 = Reserved <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |
| R16471 (4057h) DC1 Control 2 | 15:14 | $\begin{aligned} & \text { DC1_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | DC-DC1 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down converter <br> 10 = Shut down system (Device <br> Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |
|  | 12:11 | $\begin{aligned} & \text { DC1_HWC_ } \\ & \text { SRC [1:0] } \end{aligned}$ | 00 | DC-DC1 Hardware Control Source <br> 00 = Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 10 | $\begin{aligned} & \text { DC1_HWC_ } \\ & \text { VSEL } \end{aligned}$ | 0 | DC-DC1 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by DC1_ON_VSEL } \\ & 1=\text { Set by DC1_SLP_VSEL } \end{aligned}$ |
|  | 9:8 | $\begin{aligned} & \text { DC1_HWC_ } \\ & \text { MODE [1:0] } \end{aligned}$ | 11 | DC-DC1 Hardware Control Operating <br> Mode <br> $00=$ Forced Continuous Conduction <br> Mode <br> 01 = Disabled <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |
|  | 6:4 | $\begin{aligned} & \mathrm{DC} 1 \_\mathrm{HC}=\mathrm{TH} \\ & \mathrm{R}[2: 0] \end{aligned}$ | 000 | DC-DC1 High Current threshold $\begin{aligned} & 000=125 \mathrm{~mA} \\ & 001=250 \mathrm{~mA} \\ & 010=375 \mathrm{~mA} \\ & 011=500 \mathrm{~mA} \\ & 100=625 \mathrm{~mA} \\ & 101=750 \mathrm{~mA} \\ & 110=875 \mathrm{~mA} \\ & 111=1000 \mathrm{~mA} \end{aligned}$ |
|  | 0 | $\begin{aligned} & \text { DC1_HC_IN } \\ & \text { D_ENA } \end{aligned}$ | 0 | DC-DC1 High Current detect enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |
| R16472 (4058h) DC1 ON Config | 15:13 | $\begin{aligned} & \text { DC1_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | DC-DC1 ON Slot select <br> 000 = Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> 100 = Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> $110=$ Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |
|  | 9:8 | $\begin{aligned} & \text { DC1_ON_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 00 | DC-DC1 ON Operating Mode <br> $00=$ Forced Continuous Conduction <br> Mode <br> 01 = Auto Mode (Continuous / <br> Discontinuous Conduction with Pulse- <br> Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |
|  | 6:2 | $\begin{aligned} & \text { DC1_ON_VS } \\ & \text { EL [6:2] } \end{aligned}$ | 00000 | DC-DC1 ON Voltage select |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 1:0 | $\begin{aligned} & \text { DC1_ON_VS } \\ & \text { EL [1:0] } \end{aligned}$ | 00 | DC1_ON_VSEL[6:0] selects the DCDC1 output voltage from 0.6 V to 1.8 V in 12.5 mV steps. <br> DC1_ON_VSEL[6:2] also exist in ICE/OTP memory, controlling the voltage in 50 mV steps. <br> DC1_ON_VSEL[6:0] is coded as follows: $00 \mathrm{~h} \text { to } 08 \mathrm{~h}=0.6 \mathrm{~V}$ $09 \mathrm{~h}=0.6125 \mathrm{~V}$ <br> $48 \mathrm{~h}=1.4 \mathrm{~V}$ (see note) <br> $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4 MHz switching mode is 48h (1.4V). |
| R16473 (4059h) DC1 SLEEP Control | 15:13 | $\begin{aligned} & \text { DC1_SLP_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | DC-DC1 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in Timeslot 5 <br> 001 = Disable in Timeslot 5 <br> 010 = Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> 100 = Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> 110 = SLEEP voltage / operating mode transition in Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If DC-DC1 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the converter enters its SLEEP condition. |
|  | 9:8 | $\begin{aligned} & \text { DC1_SLP_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 00 | DC-DC1 SLEEP Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> 01 = Auto Mode (Continuous / <br> Discontinuous Conduction with Pulse- <br> Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |
|  | 6:0 | $\begin{aligned} & \hline \text { DC1_SLP_V } \\ & \text { SEL [6:0] } \end{aligned}$ | 000_0000 | DC-DC1 SLEEP Voltage select <br> 0.6 V to 1.8 V in 12.5 mV steps <br> 00 h to $08 \mathrm{~h}=0.6 \mathrm{~V}$ $09 \mathrm{~h}=0.6125 \mathrm{~V}$ $48 \mathrm{~h}=1.4 \mathrm{~V}(\text { see note })$ $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4 MHz switching mode is 48h (1.4V). |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16474 (405Ah) DC1 DVS Control | 12:11 | $\begin{aligned} & \text { DC1_DVS_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | DC-DC1 DVS Control Source <br> $00=$ Disabled <br> 01 = Enabled <br> $10=$ Controlled by Hardware DVS1 <br> 11 = Controlled by Hardware DVS2 |
|  | 6:0 | $\begin{aligned} & \text { DC1_DVS_V } \\ & \text { SEL[6:0] } \end{aligned}$ | 000_0000 | DC-DC1 DVS Voltage select <br> 0.6 V to 1.8 V in 12.5 mV steps <br> 00 h to $08 \mathrm{~h}=0.6 \mathrm{~V}$ <br> $09 \mathrm{~h}=0.6125 \mathrm{~V}$ <br> $48 \mathrm{~h}=1.4 \mathrm{~V}$ (see note) <br> $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4 MHz switching mode is 48h (1.4V). |
| R16475 (405Bh) DC2 Control 1 | 15:14 | $\begin{aligned} & \text { DC2_RATE } \\ & {[1: 0]} \end{aligned}$ | 10 | Same as DC-DC1 |
|  | 12 | DC2_PHASE | 0 | Same as DC-DC1 |
|  | 9:8 | $\begin{aligned} & \hline \text { DC2_FREQ } \\ & {[1: 0]} \end{aligned}$ | 00 | DC-DC2 Switching Frequency <br> $00=$ Reserved <br> $01=2.0 \mathrm{MHz}$ (2.2uH output inductor) <br> $10=4.0 \mathrm{MHz}$ ( 1 uH output inductor) <br> 11 = Reserved <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |
|  | 7 | DC2_FLT | 0 | Same as DC-DC1 |
|  | 5:4 | $\begin{aligned} & \text { DC2_SOFT- } \\ & \text { START [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 1:0 | $\begin{aligned} & \text { DC2_CAP } \\ & {[1: 0]} \end{aligned}$ | 00 | DC-DC2 Output Capacitor <br> 00 = Reserved <br> 01 = Reserved <br> $10=22 \mathrm{uF}$ to 47 uF <br> 11 = Reserved <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |
| R16476 (405Ch) DC2 Control 2 | 15:14 | $\begin{aligned} & \text { DC2_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 12:11 | $\begin{aligned} & \hline \text { DC2_HWC_ } \\ & \text { SRC [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 10 | $\begin{aligned} & \text { DC2_HWC_ } \\ & \text { VSEL } \end{aligned}$ | 0 | Same as DC-DC1 |
|  | 9:8 | $\begin{aligned} & \text { DC2_HWC_ } \\ & \text { MODE [1:0] } \end{aligned}$ | 11 | Same as DC-DC1 |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |$|$| DC2_HC_TH |
| :--- |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16481 (4061h) DC3 Control 2 | 15:14 | $\begin{aligned} & \text { DC3_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 12:11 | $\begin{aligned} & \text { DC3_HWC_ } \\ & \text { SRC [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 10 | $\begin{aligned} & \text { DC3_HWC_ } \\ & \text { VSEL } \end{aligned}$ | 0 | Same as DC-DC1 |
|  | 9:8 | $\begin{aligned} & \text { DC3_HWC } \\ & \text { MODE [1:0] } \end{aligned}$ | 11 | Same as DC-DC1 |
|  | 7 | DC3_OVP | 0 | DC-DC3 Overvoltage Protection $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |
| R16482 (4062h) DC3 ON Config | 15:13 | $\begin{aligned} & \text { DC3_ON_SL } \\ & \text { OT }[2: 0] \end{aligned}$ | 000 | Same as DC-DC1 |
|  | 9:8 | $\begin{aligned} & \text { DC3_ON_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 6:2 | $\begin{aligned} & \text { DC3_ON_VS } \\ & \text { EL[6:2] } \end{aligned}$ | 00000 | DC-DC3 ON Voltage select DC3_ON_VSEL[6:0] selects the DC- |
|  | 1:0 | $\begin{aligned} & \text { DC3_ON_VS } \\ & \text { EL [1:0] } \end{aligned}$ | 00 | DC3 output voltage from 0.85 V to 3.4 V in 25 mV steps. <br> DC3_ON_VSEL[6:2] also exist in ICE/OTP memory, controlling the voltage in 100 mV steps. <br> DC3_ON_VSEL[6:0] is coded as follows: $\begin{aligned} & 00 \mathrm{~h}=0.85 \mathrm{~V} \\ & 01 \mathrm{~h}=0.875 \mathrm{~V} \end{aligned}$ $65 \mathrm{~h}=3.375 \mathrm{~V}$ <br> 66 h to $7 \mathrm{Fh}=3.4 \mathrm{~V}$ |
| R16483 (4063h) <br> DC3 SLEEP <br> Control | 15:13 | $\begin{aligned} & \text { DC3_SLP_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as DC-DC1 |
|  | 9:8 | $\begin{aligned} & \text { DC3_SLP_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 6:0 | $\begin{aligned} & \text { DC3_SLP_V } \\ & \text { SEL[6:0] } \end{aligned}$ | 000_0000 | DC-DC3 SLEEP Voltage select 0.85 V to 3.4 V in 25 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.85 \mathrm{~V} \\ & 01 \mathrm{~h}=0.875 \mathrm{~V} \end{aligned}$ $65 \mathrm{~h}=3.375 \mathrm{~V}$ <br> 66 h to $7 \mathrm{Fh}=3.4 \mathrm{~V}$ |
| R16484 (4064h) DC4 Control 1 | 13 | DC4_SLV | 0 | DC-DC4 Slave Mode select <br> 0 = Disabled <br> 1 = Enabled <br> DC4_SLV = 1, then DC-DC4 is a slave to DC-DC3, and both converters are controlled by the DCDC3 registers. <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |
|  | 12 | DC4_PHASE | 0 | Same as DC-DC1 |
|  | 7 | DC4_FLT | 0 | Same as DC-DC1 |
|  | 5:4 | $\begin{aligned} & \text { DC4_SOFT- } \\ & \text { START [1:0] } \end{aligned}$ | 01 | Same as DC-DC3 |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 3:2 | $\begin{aligned} & \text { DC4_STNBY } \\ & \text { _LIM [1:0] } \end{aligned}$ | 01 | Same as DC-DC3 |
|  | 1:0 | $\begin{aligned} & \text { DC4_CAP } \\ & {[1: 0]} \end{aligned}$ | 00 | Same as DC-DC3 |
| R16485 (4065h) DC4 Control 2 | 15:14 | $\begin{aligned} & \text { DC4_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 12:11 | $\begin{aligned} & \text { DC4_HWC_ } \\ & \text { SRC [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 10 | $\begin{aligned} & \text { DC4_HWC_ } \\ & \text { VSEL } \end{aligned}$ | 0 | Same as DC-DC1 |
|  | 9:8 | DC4_HWC_ <br> MODE [1:0] | 11 | Same as DC-DC1 |
|  | 7 | DC4_OVP | 0 | Same as DC-DC3 |
| R16486 (4066h) DC4 ON Config | 15:13 | $\begin{aligned} & \text { DC4_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | Same as DC-DC1 |
|  | 9:8 | $\begin{aligned} & \text { DC4_ON_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 6:2 | $\begin{aligned} & \text { DC4_ON_VS } \\ & \text { EL[6:2] } \end{aligned}$ | 00000 | Same as DC-DC3 |
|  | 1:0 | $\begin{aligned} & \text { DC4_ON_VS } \\ & \text { EL [1:0] } \end{aligned}$ | 00 | Same as DC-DC3 |
| R16487 (4067h) DC4 SLEEP Control | 15:13 | $\begin{aligned} & \text { DC4_SLP_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as DC-DC1 |
|  | 9:8 | $\begin{aligned} & \text { DC4_SLP_M } \\ & \text { ODE [1:0] } \\ & \hline \end{aligned}$ | 00 | Same as DC-DC1 |
|  | 6:0 | $\begin{aligned} & \text { DC4_SLP_V } \\ & \text { SEL[6:0] } \end{aligned}$ | 000_0000 | Same as DC-DC3 |

Table 33 DC-DC Converter Control

### 15.11.3 LDO REGULATOR CONTROL

The register controls for configuring the LDO Regulators 1-6 are defined in Table 34.
Note that the LDOn_ON_SLOT and LDOn_ON_VSEL fields may also be stored in the integrated OTP memory. See Section 14 for details.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16488 (4068h) LDO1 Control | 15:14 | $\begin{aligned} & \text { LDO1_ERR_ } \\ & \text { ACT [1:0] } \end{aligned}$ | 00 | LDO1 Error Action (Undervoltage) <br> $00=$ Ignore <br> 01 = Shut down regulator <br> $10=$ Shut down system (Device <br> Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |
|  | 12:11 | $\begin{aligned} & \text { LDO1_HWC } \\ & \text { _SRC [1:0] } \end{aligned}$ | 00 | LDO1 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |
|  | 10 | $\begin{aligned} & \text { LDO1_HWC } \\ & \text { _VSEL } \end{aligned}$ | 0 | LDO1 Hardware Control Voltage select <br> 0 = Set by LDO1_ON_VSEL <br> 1 = Set by LDO1_SLP_VSEL |

PD, February 2012, Rev 4.0

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 9:8 | $\begin{aligned} & \text { LDO1_HWC } \\ & \text { _MODE } \end{aligned}$ | 10 | LDO1 Hardware Control Operating <br> Mode <br> 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO1_ON_MODE |
|  | 7 | LDO1_FLT | 0 | LDO1 Output float <br> 0 = LDO1 output discharged when disabled <br> 1 = LDO1 output floating when disabled |
|  | 6 | LDO1_SWI | 0 | LDO1 Switch Mode <br> 0 = LDO mode <br> 1 = Switch mode |
|  | 0 | $\begin{aligned} & \text { LDO1_LP_M } \\ & \text { ODE } \end{aligned}$ | 0 | LDO1 Low Power Mode Select <br> $0=50 \mathrm{~mA}$ (reduced quiescent current) <br> $1=20 \mathrm{~mA}$ (minimum quiescent current) <br> Selects which Low Power mode is used in ON, SLEEP, or under HWC modes. |
| R16489 (4069h) <br> LDO1 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO1_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | LDO1 ON Slot select <br> $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |
|  | 8 | $\begin{aligned} & \text { LDO1_ON_ } \\ & \text { MODE } \end{aligned}$ | 0 | LDO1 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |
|  | 4:0 | $\begin{aligned} & \text { LDO1_ON_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 00000 | LDO1 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $0 \mathrm{Eh}=1.60 \mathrm{~V}$ $0 \mathrm{Fh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R16490 (406Ah) <br> LDO1 SLEEP <br> Control | $15: 13$ | LDO1_SLP_- <br> SLOT [2:0] | 000 | LDO1 SLEEP Slot select <br> 000 $=$ SLEEP voltage / operating <br> mode transition in Timeslot 5 <br> 0. |

PD, February 2012, Rev 4.0

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| LDO3 Control | 12:11 | $\begin{aligned} & \text { LDO3_HWC } \\ & \text { _SRC [1:0] } \end{aligned}$ | 00 | Same as LDO1 |
|  | 10 | $\begin{aligned} & \text { LDO3_HWC } \\ & \text { _VSEL } \end{aligned}$ | 0 | Same as LDO1 |
|  | 9:8 | $\begin{aligned} & \text { LDO3_HWC } \\ & \text { _MODE } \end{aligned}$ | 10 | Same as LDO1 |
|  | 7 | LDO3_FLT | 0 | Same as LDO1 |
|  | 6 | LDO3_SWI | 0 | Same as LDO1 |
|  | 0 | $\begin{aligned} & \text { LDO3_LP_M } \\ & \text { ODE } \end{aligned}$ | 0 | Same as LDO1 |
| $\begin{aligned} & \text { R16495 (406Fh) } \\ & \text { LDO3 ON } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { LDO3_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as LDO1 |
|  | 8 | $\begin{aligned} & \text { LDO3_ON_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO1 |
|  | 4:0 | $\begin{aligned} & \text { LDO3_ON_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 00000 | Same as LDO1 |
| R16496 (4070h) LDO3 SLEEP Control | 15:13 | $\begin{aligned} & \text { LDO3_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | Same as LDO1 |
|  | 8 | $\begin{aligned} & \text { LDO3_SLP_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO1 |
|  | 4:0 | LDO3_SLP_ VSEL [4:0] | 00000 | Same as LDO1 |
| R16497 (4071h) LDO4 Control | 15:14 | LDO4_ERR_ ACT [1:0] | 00 | Same as LDO1 |
|  | 12:11 | $\begin{aligned} & \text { LDO4_HWC } \\ & \text { _SRC [1:0] } \end{aligned}$ | 00 | Same as LDO1 |
|  | 10 | $\begin{aligned} & \text { LDO4_HWC } \\ & \text { _VSEL } \end{aligned}$ | 0 | Same as LDO1 |
|  | 9:8 | $\begin{aligned} & \text { LDO4_HWC } \\ & \text { _MODE } \end{aligned}$ | 10 | Same as LDO1 |
|  | 7 | LDO4_FLT | 0 | Same as LDO1 |
|  | 6 | LDO4_SWI | 0 | Same as LDO1 |
|  | 0 | $\begin{aligned} & \text { LDO4_LP_M } \\ & \text { ODE } \end{aligned}$ | 0 | Same as LDO1 |
| $\begin{aligned} & \text { R16498 (4072h) } \\ & \text { LDO4 ON } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { LDO4_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as LDO1 |
|  | 8 | $\begin{aligned} & \text { LDO4_ON_ } \\ & \text { MODE } \\ & \hline \end{aligned}$ | 0 | Same as LDO1 |
|  | 4:0 | $\begin{aligned} & \text { LDO4_ON_V } \\ & \text { SEL[4:0] } \end{aligned}$ | 00000 | Same as LDO1 |
| R16499 (4073h) <br> LDO4 SLEEP <br> Control | 15:13 | $\begin{aligned} & \text { LDO4_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | Same as LDO1 |
|  | 8 | LDO4_SLP_ MODE | 0 | Same as LDO1 |
|  | 4:0 | LDO4_SLP_ VSEL [4:0] | 00000 | Same as LDO1 |
| R16500 (4074h) LDO5 Control | 15:14 | $\begin{aligned} & \text { LDO5_ERR_ } \\ & \text { ACT [1:0] } \end{aligned}$ | 00 | Same as LDO1 |
|  | 12:11 | $\begin{aligned} & \text { LDO5_HWC } \\ & \text { SRC [1:0] } \\ & \hline \end{aligned}$ | 00 | Same as LDO1 |
|  | 10 | $\begin{aligned} & \text { LDO5_HWC } \\ & \text { _VSEL } \end{aligned}$ | 0 | Same as LDO1 |
|  | 9:8 | $\begin{aligned} & \text { LDO5_HWC } \\ & \text { _MODE } \\ & \hline \end{aligned}$ | 10 | Same as LDO1 |
|  | 7 | LDO5_FLT | 0 | Same as LDO1 |
|  | 6 | LDO5_SWI | 0 | Same as LDO1 |

PD, February 2012, Rev 4.0

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | $\begin{aligned} & \text { LDO5_LP_M } \\ & \text { ODE } \end{aligned}$ | 0 | Same as LDO1 |
| R16501 (4075h) LDO5 ON | 15:13 | $\begin{aligned} & \text { LDO5_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as LDO1 |
| Control | 8 | $\begin{aligned} & \text { LDO5_ON_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO1 |
|  | 4:0 | $\begin{aligned} & \text { LDO5_ON_V } \\ & \text { SEL[4:0] } \end{aligned}$ | 00000 | Same as LDO1 |
| R16502 (4076h) LDO5 SLEEP | 15:13 | $\begin{aligned} & \text { LDO5_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | Same as LDO1 |
| Control | 8 | $\begin{aligned} & \text { LDO5_SLP_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO1 |
|  | 4:0 | $\begin{aligned} & \text { LDO5_SLP_ } \\ & \text { VSEL [4:0] } \end{aligned}$ | 00000 | Same as LDO1 |
| R16503 (4077h) LDO6 Control | 15:14 | LDO6_ERR_ <br> ACT [1:0] | 00 | Same as LDO1 |
|  | 12:11 | $\begin{aligned} & \text { LDO6_HWC } \\ & \text { _SRC [1:0] } \\ & \hline \end{aligned}$ | 00 | Same as LDO1 |
|  | 10 | $\begin{aligned} & \text { LDO6_HWC } \\ & \text { _VSEL } \end{aligned}$ | 0 | Same as LDO1 |
|  | 9:8 | $\begin{aligned} & \text { LDO6_HWC } \\ & \text { _MODE } \end{aligned}$ | 10 | Same as LDO1 |
|  | 7 | LDO6_FLT | 0 | Same as LDO1 |
|  | 6 | LDO6_SWI | 0 | Same as LDO1 |
|  | 0 | $\begin{aligned} & \text { LDO6_LP_M } \\ & \text { ODE } \end{aligned}$ | 0 | Same as LDO1 |
| $\begin{aligned} & \text { R16504 (4078h) } \\ & \text { LDO6 ON } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { LDO6_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as LDO1 |
|  | 8 | $\begin{aligned} & \text { LDO6_ON_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO1 |
|  | 4:0 | $\begin{aligned} & \text { LDO6_ON_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 00000 | Same as LDO1 |
| R16505 (4079h) <br> LDO6 SLEEP <br> Control | 15:13 | $\begin{aligned} & \text { LDO6_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | Same as LDO1 |
|  | 8 | $\begin{aligned} & \text { LDO6_SLP_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO1 |
|  | 4:0 | LDO6_SLP_ <br> VSEL [4:0] | 00000 | Same as LDO1 |

Table 34 LDO Regulators 1-6 Control

The register controls for configuring the LDO Regulators 7-10 are defined in Table 35.
Note that the LDOn_ON_SLOT and LDOn_ON_VSEL fields may also be stored in the integrated OTP memory. See Section 14 for details.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16506 (407Ah) LDO7 Control | 15:14 | $\begin{aligned} & \text { LDO7_ERR_ } \\ & \text { ACT [1:0] } \end{aligned}$ | 00 | LDO7 Error Action (Undervoltage) <br> $00=$ Ignore <br> 01 = Shut down regulator <br> 10 = Shut down system (Device <br> Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 12:11 | $\begin{aligned} & \text { LDO7_HWC } \\ & \text { _SRC [1:0] } \end{aligned}$ | 00 | LDO7 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |
|  | 10 | $\begin{aligned} & \text { LDO7_HWC } \\ & \text { _VSEL } \end{aligned}$ | 0 | LDO7 Hardware Control Voltage select 0 = Set by LDO7_ON_VSEL <br> 1 = Set by LDO7_SLP_VSEL |
|  | 9:8 | $\begin{aligned} & \text { LDO7_HWC } \\ & \text { _MODE } \end{aligned}$ | 00 | LDO7 Hardware Control Operating <br> Mode <br> 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO7_ON_MODE |
|  | 7 | LDO7_FLT | 0 | LDO7 Output float <br> $0=$ LDO7 output discharged when disabled <br> 1 = LDO7 output floating when disabled |
|  | 6 | LDO7_SWI | 0 | LDO7 Switch Mode <br> 0 = LDO mode <br> 1 = Switch mode |
| R16507 (407Bh) <br> LDO7 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO7_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | LDO7 ON Slot select <br> 000 = Do not enable <br> 001 = Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> $110=$ Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |
|  | 8 | $\begin{aligned} & \text { LDO7_ON_ } \\ & \text { MODE } \end{aligned}$ | 0 | LDO7 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |
|  | 4:0 | $\begin{aligned} & \text { LDO7_ON_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 00000 | LDO7 ON Voltage select <br> 1.0 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16508 (407Ch) <br> LDO7 SLEEP <br> Control | 15:13 | $\begin{aligned} & \hline \text { LDO7_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | LDO7 SLEEP Slot select <br> 000 = SLEEP voltage / operating mode transition in Timeslot 5 <br> 001 = Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> 110 = SLEEP voltage / operating <br> mode transition in Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If LDO7 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the regulator enters its SLEEP condition. |
|  | 8 | $\begin{aligned} & \text { LDO7_SLP_ } \\ & \text { MODE } \end{aligned}$ | 0 | LDO7 SLEEP Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |
|  | 4:0 | $\begin{aligned} & \hline \text { LDO7_SLP_ } \\ & \text { VSEL [4:0] } \end{aligned}$ | 00000 | LDO7 SLEEP Voltage select <br> 1.0 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ <br> $1 \mathrm{Eh}=3.40 \mathrm{~V}$ $1 \mathrm{Fh}=3.50 \mathrm{~V}$ |
| R16509 (407Dh) LDO8 Control | 15:14 | $\begin{aligned} & \text { LDO8_ERR_ } \\ & \text { ACT [1:0] } \end{aligned}$ | 00 | Same as LDO7 |
|  | 12:11 | $\begin{aligned} & \text { LDO8_HWC } \\ & \text { _SRC [1:0] } \end{aligned}$ | 00 | Same as LDO7 |
|  | 10 | $\begin{aligned} & \text { LDO8_HWC } \\ & \text { _VSEL } \end{aligned}$ | 0 | Same as LDO7 |
|  | 9:8 | $\begin{aligned} & \text { LDO8_HWC } \\ & \text { _MODE } \end{aligned}$ | 00 | Same as LDO7 |
|  | 7 | LDO8_FLT | 0 | Same as LDO7 |
|  | 6 | LDO8_SWI | 0 | Same as LDO7 |
| $\begin{aligned} & \text { R16510 (407Eh) } \\ & \text { LDO8 ON } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { LDO8_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as LDO7 |
|  | 8 | $\begin{aligned} & \text { LDO8_ON_ } \\ & \text { MODE } \\ & \hline \end{aligned}$ | 0 | Same as LDO7 |
|  | 4:0 | $\begin{aligned} & \text { LDO8_ON_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 00000 | Same as LDO7 |
| R16511 (407Fh) <br> LDO8 SLEEP <br> Control | 15:13 | $\begin{aligned} & \text { LDO8_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | Same as LDO7 |
|  | 8 | $\begin{aligned} & \text { LDO8_SLP_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO7 |
|  | 4:0 | $\begin{aligned} & \text { LDO8_SLP_ } \\ & \text { VSEL[4:0] } \end{aligned}$ | 00000 | Same as LDO7 |
| R16512 (4080h) LDO9 Control | 15:14 | $\begin{aligned} & \text { LDO9_ERR_ } \\ & \text { ACT [1:0] } \end{aligned}$ | 00 | Same as LDO7 |
|  | 12:11 | $\begin{aligned} & \text { LDO9_HWC } \\ & \text { _SRC [1:0] } \end{aligned}$ | 00 | Same as LDO7 |

PD, February 2012, Rev 4.0

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 10 | $\begin{aligned} & \text { LDO9_HWC } \\ & \text { _VSEL } \end{aligned}$ | 0 | Same as LDO7 |
|  | 9:8 | $\begin{aligned} & \text { LDO9_HWC } \\ & \text { _MODE } \end{aligned}$ | 00 | Same as LDO7 |
|  | 7 | LDO9_FLT | 0 | Same as LDO7 |
|  | 6 | LDO9_SWI | 0 | Same as LDO7 |
| $\begin{aligned} & \text { R16513 (4081h) } \\ & \text { LDO9 ON } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { LDO9_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as LDO7 |
|  | 8 | $\begin{aligned} & \text { LDO9_ON_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO7 |
|  | 4:0 | $\begin{aligned} & \text { LDO9_ON_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 00000 | Same as LDO7 |
| R16514 (4082h) LDO9 SLEEP Control | 15:13 | $\begin{aligned} & \text { LDO9_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | Same as LDO7 |
|  | 8 | $\begin{aligned} & \text { LDO9_SLP_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO7 |
|  | 4:0 | $\begin{aligned} & \text { LDO9_SLP_ } \\ & \text { VSEL[4:0] } \end{aligned}$ | 00000 | Same as LDO7 |
| R16515 (4083h) LDO10 Control | 15:14 | $\begin{aligned} & \text { LDO10_ERR } \\ & \text { _ACT [1:0] } \end{aligned}$ | 00 | Same as LDO7 |
|  | 12:11 | $\begin{aligned} & \text { LDO10_HW } \\ & \text { C_SRC [1:0] } \end{aligned}$ | 00 | Same as LDO7 |
|  | 10 | $\begin{aligned} & \text { LDO10_HW } \\ & \text { C_VSEL } \end{aligned}$ | 0 | Same as LDO7 |
|  | 9:8 | $\begin{aligned} & \text { LDO10_HW } \\ & \text { C_MODE } \end{aligned}$ | 00 | Same as LDO7 |
|  | 7 | LDO10_FLT | 0 | Same as LDO7 |
|  | 6 | LDO10_SWI | 0 | Same as LDO7 |
| R16516 (4084h) LDO10 ON Control | 15:13 | $\begin{aligned} & \text { LDO10_ON_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | Same as LDO7 |
|  | 8 | $\begin{aligned} & \text { LDO10_ON_ } \\ & \text { MODE } \end{aligned}$ | 0 | Same as LDO7 |
|  | 4:0 | $\begin{aligned} & \text { LDO10_ON_ } \\ & \text { VSEL [4:0] } \end{aligned}$ | 00000 | Same as LDO7 |
| R16517 (4085h) LDO10 SLEEP Control | 15:13 | $\begin{aligned} & \text { LDO10_SLP } \\ & \text { _SLOT [2:0] } \end{aligned}$ | 000 | Same as LDO7 |
|  | 8 | $\begin{aligned} & \text { LDO10_SLP } \\ & \text { _MODE } \end{aligned}$ | 0 | Same as LDO7 |
|  | 4:0 | $\begin{aligned} & \text { LDO10_SLP } \\ & \text { _VSEL [4:0] } \end{aligned}$ | 00000 | Same as LDO7 |

Table 35 LDO Regulators 7-10 Control

The register controls for configuring the LDO Regulator 11 are defined in Table 36.
Note that the LDO11_ON_SLOT and LDO11_ON_VSEL fields may also be stored in the integrated OTP memory. See Section 14 for details.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16519 (4087h) } \\ & \text { LDO11 ON } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \hline \text { LDO11_ON_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | LDO11 ON Slot select <br> $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> $110=$ Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable <br> 2 |
|  | 12 | $\begin{aligned} & \text { LDO11_FRC } \\ & \text { ENA } \end{aligned}$ | 0 | LDO11 Force Enable (forces LDO11 to be enabled at all times in the OFF, ON and SLEEP states) <br> 0 = Disabled <br> 1 = Enabled |
|  | 7 | $\begin{aligned} & \text { LDO11_VSE } \\ & \text { L_SRC } \end{aligned}$ | 0 | LDO11 Voltage Select source <br> $0=$ Normal (LDO11 settings) <br> 1 = Same as DC-DC Converter 1 |
|  | 3:0 | $\begin{aligned} & \text { LDO11_ON_ } \\ & \text { VSEL [3:0] } \end{aligned}$ |  | LDO11 ON Voltage select 0.80 V to 1.55 V in 50 mV steps $\begin{aligned} 0 \mathrm{~h} & =0.80 \mathrm{~V} \\ 1 \mathrm{~h} & =0.85 \mathrm{~V} \\ 2 \mathrm{~h} & =0.90 \mathrm{~V} \end{aligned}$ $\begin{aligned} & \mathrm{Eh}=1.50 \mathrm{~V} \\ & \mathrm{Fh}=1.55 \mathrm{~V} \end{aligned}$ |
| R16520 (4088h) LD011 SLEEP Control | 15:13 | $\begin{aligned} & \text { LDO11_SLP } \\ & \text { _SLOT [2:0] } \end{aligned}$ | 000 | LDO11 SLEEP Slot select $000=$ SLEEP voltage / operating mode transition in Timeslot 5 <br> 001 = Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> 110 = SLEEP voltage / operating mode transition in Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If LDO11 is assigned to a Hardware <br> Enable Input, then codes 001-101 select in which timeslot the regulator enters its SLEEP condition. |
|  | 3:0 | $\begin{aligned} & \text { LDO11_SLP } \\ & \text { _VSEL[3:0] } \end{aligned}$ |  | LDO11 SLEEP Voltage select 0.80 V to 1.55 V in 50 mV steps $\begin{aligned} 0 \mathrm{~h} & =0.80 \mathrm{~V} \\ 1 \mathrm{~h} & =0.85 \mathrm{~V} \\ 2 \mathrm{~h} & =0.90 \mathrm{~V} \end{aligned}$ $\mathrm{Eh}=1.50 \mathrm{~V}$ $\mathrm{Fh}=1.55 \mathrm{~V}$ |

Table 36 LDO Regulator 11 Control

### 15.11.4 EXTERNAL POWER ENABLE (EPE) CONTROL

The register controls for configuring the External Power Enable (EPE) outputs are defined in Table 37.

Note that the EPE1_ON_SLOT and EPE2_ON_SLOT fields may also be stored in the integrated OTP memory. See Section 14 for details.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16521 (4089h) EPE1 Control | 15:13 | $\begin{aligned} & \text { EPE1_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | EPE1 ON Slot select <br> $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> 100 = Enable in Timeslot 4 <br> $101=$ Enable in Timeslot 5 <br> $110=$ Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable <br> 2 |
|  | 12:11 | $\begin{aligned} & \text { EPE1_HWC } \\ & \text { SRC [1:0] } \end{aligned}$ | 00 | EPE1 Hardware Control Source <br> 00 = Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |
|  | 8 | $\begin{aligned} & \text { EPE1_HWC } \\ & \text { ENA } \end{aligned}$ | 0 | EPE1 Hardware Control Enable <br> $0=$ EPE1 is controlled by EPE1_ENA (Hardware Control input(s) are ignored) <br> 1 = EPE1 is controlled by HWC inputs (Hardware Control input(s) force EPE1 to be de-asserted) |
|  | 7:5 | $\begin{aligned} & \text { EPE1_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | EPE1 SLEEP Slot select <br> $000=$ No action <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> $110=$ No action <br> $111=$ No action |
| R1652 (408Ah) EPE2 Control | 15:13 | $\begin{aligned} & \text { EPE2_ON_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | Same as EPE1 |
|  | 12:11 | $\begin{aligned} & \text { EPE2_HWC } \\ & \text { SRC [1:0] } \end{aligned}$ | 00 | Same as EPE1 |
|  | 8 | $\begin{aligned} & \text { EPE2_HWC } \\ & \text { ENA } \end{aligned}$ | 0 | Same as EPE1 |
|  | 7:5 | $\begin{aligned} & \text { EPE2_SLP_ } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | Same as EPE1 |

Table 37 External Power Enable (EPE) Control

### 15.11.5 MONITORING AND FAULT REPORTING

The overvoltage, undervoltage and high current status registers are defined in Table 38.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16468 (4054h) DCDC UV <br> Status | 13 | $\begin{aligned} & \text { DC2_OV_ST } \\ & \text { S } \end{aligned}$ | 0 | DC-DC2 Overvoltage Status <br> 0 = Normal <br> 1 = Overvoltage |
|  | 12 | $\begin{aligned} & \text { DC1_OV_ST } \\ & \mathrm{S} \end{aligned}$ | 0 | DC-DC1 Overvoltage Status <br> 0 = Normal <br> 1 = Overvoltage |
|  | 9 | $\begin{aligned} & \text { DC2_HC_ST } \\ & \text { S } \end{aligned}$ | 0 | DC-DC2 High Current Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { High Current } \end{aligned}$ |
|  | 8 | $\begin{aligned} & \text { DC1_HC_ST } \\ & \text { S } \end{aligned}$ | 0 | DC-DC1 High Current Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { High Current } \end{aligned}$ |
|  | 3:0 | $\begin{aligned} & \text { DCm_UV_S } \\ & \text { TS } \end{aligned}$ | 0 | DC-DCm Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \end{aligned}$ |
| R16469 (4055h) LDO UV Status | 15 | $\begin{aligned} & \text { INTLDO_UV } \\ & \text { _STS } \end{aligned}$ | 0 | LDO13 (Internal LDO) Undervoltage Status $0=\text { Normal }$ <br> 1 = Undervoltage |
|  | 9:0 | $\begin{aligned} & \text { LDOn_UV_S } \\ & \text { TS } \end{aligned}$ | 0 | LDOn Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \end{aligned}$ |
| Notes: <br> 1. $n$ is a number between 1 and 10 that identifies the individual LDO Regulator (LDO1-10). <br> 2. $m$ is a number between 1 and 4 that identifies the individual DC-DC Converter (DC-DC1-4). |  |  |  |  |

## Table 38 DC Converter and LDO Regulator Status

### 15.12 POWER MANAGEMENT INTERRUPTS

Undervoltage monitoring is provided on all DC-DC Converters and LDO Regulators, as described in Section 15.10. The associated interrupt flags indicate an undervoltage condition in each individual DC-DC Converter or LDO Regulator. Each of these secondary interrupts triggers a primary Undervoltage Interrupt, UV_INT (see Section 23). This can be masked by setting the mask bit(s) as described in Table 39.

Current monitoring is provided on DC-DC1 and DC-DC2, as described in Section 15.10. The interrupt flags HC_DC1_EINT and HC_DC2_EINT indicate a high current condition in DC-DC1 and DC-DC2 respectively. Each of these secondary interrupts triggers a primary High Current Interrupt, HC_INT (see Section 23). This can be masked by setting the mask bit(s) as described in Table 39.

The high current thresholds are programmable; these are set by DC1_HC_THR and DC2_HC_THR for DC-DC1 and DC-DC2 respectively. See Section 15.11.2 for details of these register fields. Note that these functions are for current monitoring; they do not equate to the DC-DC Converter maximum current limit.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| R16403 (4013h) Interrupt Status 3 | 9:0 | UV_LDOn_EINT | LDOn Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
| $\begin{aligned} & \text { R16404 } \\ & (4014 \mathrm{~h}) \\ & \text { Interrupt Status } \\ & 4 \end{aligned}$ | 9 | HC_DC2_EINT | DC-DC2 High current interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 8 | HC_DC1_EINT | DC-DC1 High current interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 3:0 | UV_DCm_EINT | DC-DCm Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
| R16411 <br> (401Bh) <br> Interrupt Status <br> 3 Mask | 9:0 | IM_UV_LDOn_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
| R16412 <br> (401Ch) <br> Interrupt Status <br> 4 Mask | 9 | IM_HC_DC2_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 8 | IM_HC_DC1_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 3:0 | IM_UV_DCm_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. 1 = Mask interrupt. Default value is 1 (masked) |
| 1. $n$ is a number between 1 and 10 that identifies the individual LDO Regulator (LDO1-10). <br> 2. $m$ is a number between 1 and 4 that identifies the individual DC-DC Converter (DC-DC1-4). |  |  |  |

Table 39 Power Management Interrupts

### 15.13 POWER GOOD INDICATION

The WM8325 can indicate the status of the DC-DC Converters and LDO Regulators via a GPIO pin configured as a "PWR_GOOD" output (see Section 21).

Each DC-DC Converter and LDO Regulator to be monitored in this way must be individually enabled as an input to the PWR_GOOD function using the register bits defined in Table 40.

When a GPIO pin is configured as a "PWR_GOOD" output, this signal is asserted when all selected DC-DC Converters and LDO Regulators are operating correctly. If any of the enabled DC-DC Converters or LDO Regulators is undervoltage, then the PWR_GOOD will be de-asserted. In this event, the host processor should read the Undervoltage Interrupt fields to determine which DC-DC Converter or LDO Regulator is affected.

Note that an Undervoltage condition may lead to a Converter being switched off automatically. In this case, the disabled Converter will not indicate the fault condition via PWR_GOOD. Accordingly, the PWR_GOOD signal may not be a reliable output in cases where the WM8325 is configured to shut down any Converters automatically under Undervoltage conditions. It is recommended that the host processor should read the Undervoltage Interrupts in response to PWR_GOOD being de-asserted. The host processor can then initiate the most appropriate response.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R16526 (408Eh) <br> Power Good <br> Source 1 | 3 | DC4_OK | 0 | DC-DC4 status selected as an input <br> to PWR_GOOD <br> $0=$ Disabled |
|  |  | 2 | DC3_OK |  |

Table 40 PWR_GOOD (GPIO) Configuration

PD, February 2012, Rev 4.0

### 15.14 DC-DC SYNCHRONOUS BUCK CONVERTER OPERATION

### 15.14.1 OVERVIEW

The WM8325 provides four DC-DC switching converters. Each of these is a synchronous buck (stepdown) converter. The principal characteristics of each DC-DC converter are shown below. Converters DC-DC3 and DC-DC4 can either be operated as single converters, or may be ganged together in 'dual' mode to provide an increased current capability.

|  | DC-DC1 / DC-DC2 | DC-DC3 / DC-DC4 |
| :--- | :---: | :---: |
| Converter Type | Buck (step-down) | Buck (step-down) |
| Input Voltage Range | 2.7 V to 5.5 V | 2.7 V to 5.5 V |
| Output Voltage Range | 0.6 V to 1.8 V | 0.85 V to 3.4 V |
| Load Current Rating | Up to $1250 \mathrm{~mA}(\mathrm{DC}-\mathrm{DC} 1)$ <br> Up to $2500 \mathrm{~mA}(\mathrm{DC}-\mathrm{DC} 2)$ | Up to 1000 mA (single mode) <br> Up to 1600 mA (dual mode) |
| Switching Frequency | 2 MHz or 4 MHz | 2 MHz |

Table 41 DC-DC Converter Overview

### 15.14.2 DC-DC SYNCHRONOUS BUCK CONVERTERS

DC-DC Converters 1, 2, 3 and 4 are synchronous buck converters which deliver high performance and high efficiency across a wide variety of operating conditions.

The high switching frequency, together with the current mode architecture, delivers exceptional transient performance suitable for supplying processor power domains and similar applications requiring high stability through fast-changing load (or line) conditions.

The current mode architecture enables extended bandwidth of the control loop, allowing the DC-DC converter to adapt for changes in input or output conditions more rapidly than can be achieved using other feedback mechanisms. This improves the converter's performance under transient load conditions.

The flexible design of the DC-DC Converters allows a selection of different operating configurations, which can be chosen according to the performance, efficiency, space or external component cost requirements.

The DC-DC Converter design achieves high performance with a small inductor component. This is highly advantageous in size-critical designs for portable applications. In the case of DC-DC1 and DCDC2, the switching frequency is selectable ( 2 MHz or 4 MHz ). The higher frequency supports best transient performance and the smallest external inductor, whilst the lower rate supports best power efficiency.

Note that the supported output voltage range for DC-DC Converters 1 and 2 is restricted in the 4 MHz mode; for output voltages greater than 1.4 V , the 2 MHz mode must be used.

Note that the maximum output current for Converter DC-DC2 is limited to 1250 mA in the 4 MHz mode; for output currents up to 2500 mA , the 2 MHz mode must be used.

The DC-DC Converters are compatible with a range of external output capacitors. A larger capacitor (eg. $47 \mu \mathrm{~F}$ ) will deliver best transient performance, whilst a smaller capacitor (eg. $4.7 \mu \mathrm{~F}$ ) may be preferred for size or cost reasons.

Four different operating modes can be selected, allowing the user to configure the converter performance and efficiency according to different demands. This includes power-saving modes for light load conditions and a high performance mode for best transient load performance. A low power LDO regulator mode is also provided. The DC-DC Converters maintain output voltage regulation when switching between operating modes.

## Forced Continuous Conduction Mode (FCCM)

This mode delivers the best load transient performance across the entire operating load range of the converter. It also provides the best EMI characteristics due to the fixed, regular switching pattern.

For normal DC-DC buck converter operation, there is an inductor charging phase followed by a discharging phase. Under light load conditions, the inductor current may be positive or negative
during this cycle. (Note that the load current corresponds to the average inductor current.) The negative portion of the cycle corresponds to inefficient operation, as the output capacitor is discharged unnecessarily by the converter circuit. Accordingly, this mode is not optimally efficient for light load conditions.

This mode offers excellent performance under transient load conditions. It exceeds the performance of the other operating modes in the event of a decreasing current demand or a decreasing voltage selection. This is because FCCM mode can actively pull down the output voltage to the required level, whilst other modes rely on the load to pull the converter voltage down under these conditions.

Another important benefit of this mode is that the switching pattern is fixed, regardless of load conditions. This provides best compatibility with noise-sensitive circuits where the noise frequency spectrum must be well-defined.

Although this mode is not optimally efficient for light loads, it delivers the best possible transient load performance and fixed frequency switching. This mode should be selected when best performance is required, delivering minimum output voltage ripple across all static or transient load conditions.

## Auto Mode: Continuous I Discontinuous Conduction with Pulse-Skipping (CCM/DCM with PS)

This is an automatic mode that selects different control modes according to the load conditions. The converter supports the full range of load conditions in this mode, and automatically selects powersaving mechanisms when the load conditions are suitable. Under light load conditions, the efficiency in this mode is superior to the FCCM mode. The transient load performance may be slightly worse than FCCM mode.

The converter operates in Continuous Conduction Mode (CCM) for heavy load conditions, and Discontinuous Conduction Mode (DCM) under lighter loads. Discontinuous conduction is when the inductor current falls to zero during the discharge phase, and the converter disables the synchronous rectifier transistor in order that the inductor current remains at zero until the next charge phase. Negative inductor current is blocked in this mode, eliminating the associated losses, and improving efficiency.

The transient response in this mode varies according to the operating conditions; it differs from FCCM in the case of a decreasing current demand or a decreasing voltage, as the converter uses the load to pull the output voltage down to the required level. A light load will result in a slow response time.

A minimum inductor charge time is applied in DCM mode; this leads to a minimum average inductor current when operating as described above. Under very light load conditions, pulse skipping is used to reduce the average inductor current to the level required by the load. In pulse-skipping mode, the charge phase of selected cycles is not scheduled, and the load is supported by the output capacitor over more than one cycle of the switching frequency. As well as supporting very light load current conditions, this mechanism offers power savings, as the switching losses associated with the skipped pulses are eliminated. A disadvantage of this is that the transient response is degraded even further with respect to DCM. When the pulse-skipping behaviour is invoked, an increased output voltage ripple may be observed under some load conditions.

This mode is suitable for a wide range of operating conditions. It supports the full range of load currents, and offers efficiency savings under light load conditions.

## Hysteretic Mode

Hysteretic mode is a power-saving mode. It does not support the full load capability of the DC-DC converter, but offers efficiency improvements over the FCCM and Auto (CCM/DCM with PS) modes.

The control circuit in Hysteretic mode operates very differently to the Pulse-Skipping mode that is available in Auto mode. In Pulse-Skipping mode, selected switching cycles are dropped in order to reduce the output current to match a light load condition, whilst maintaining good output voltage ripple as far as possible. In Hysteretic mode, the converter uses switched operation on an adaptive intermittent basis to deliver the required average current to the load.

In the switched operation portion of the Hysteretic mode, the converter drives the output voltage up; this is followed by a power-saving period in which the control circuit is largely disabled whilst the load pulls the output voltage down again over a period of many switching cycles. The duration of the fixed frequency bursts and the time between bursts is adapted automatically by the output voltage monitoring circuit.

In this mode, the power dissipation is reduced to a very low level by disabling parts of the control circuitry for the duration of selected switching cycles. This improves the overall efficiency, but also leads to output voltage ripple and limited performance. This mode produces a larger output voltage ripple than the Pulse-Skipping mode. In order to limit the degradation of the DC-DC converter performance in Hysteretic mode, the control circuit is designed for a restricted range of load conditions only. Note that the irregular switching pattern also results in degraded EMI behaviour.

Hysteretic mode and Pulse Skipping mode are both Pulse Frequency Modulation (PFM)-type modes, where the switching pulse frequency is adjusted dynamically according to the load requirements. A consequence of this frequency modulation is that the circuit's EMI characteristics are less predictable. In Hysteretic mode in particular, the EMI effects arising from the DC-DC switching are present across a wider frequency band than is the case in CCM and DCM. It is more difficult to effectively suppress the wide band interference, and this factor may result in Hysteretic mode being unsuitable for some operating conditions.

Hysteretic mode is suitable for light load conditions only, and only suitable for operating modes that are not sensitive to wide band RF/EMI effects. The output voltage ripple (and frequency) is load dependent, and is generally worse than Pulse-Skipping operation in the Auto mode. Provided that the EMI and voltage ripple can be tolerated, the Hysteretic mode offers an efficiency advantage over the Auto (CCM/DCM with PS) mode.

## LDO Mode

In this mode, there is no FET switching at all, and the converter operates as a Low Drop-Out (LDO) regulator. In this mode, the FET switching losses are eliminated, as is the power consumption of the DC-DC control circuit. Under suitable operating conditions, this provides the most efficient option for light loads, without any of the EMI or voltage ripple limitations of Hysteretic mode.

As with any LDO, the output voltage is constant, and there is no internal source of voltage ripple. Unlike the switching modes, the power efficiency of the LDO mode is highly dependent on the input and output voltages; the LDO is most efficient when the voltage drop between input and output is small. The power dissipated as heat loss by an LDO increases rapidly as the input - output voltage difference increases.

LDO mode is suitable for light loads, and provides a ripple-free output. The LDO mode features a very low start-up current; this mode can be used to avoid the higher in-rush current that occurs in the switching converter modes. The efficiency is dependent on the input - output voltage configuration; the LDO mode can be highly efficient, but may also be unacceptably inefficient. If an improvement in power efficiency is required, then Hysteretic mode may be the preferred choice or, for better EMI and voltage ripple, the Auto (CCM/DCM with PS) mode may be the optimum selection.

## Operating Mode Summary

| MODE | DESCRIPTION | APPLICATION |
| :--- | :--- | :--- |
| Forced Continuous Conduction <br> Mode (FCCM) | Buck converter operation where inductor <br> current is continuous at all times. | High performance for all static and transient <br> load conditions. Fixed frequency switching <br> offers best compatibility with sensitive <br> circuits. |
| Auto Mode: Continuous / <br> Discontinuous Conduction with <br> Pulse-Skipping Mode (CCM/DCM <br> with PS) | Buck converter operation where inductor <br> current may be discontinuous under reduced <br> loads; pulse-skipping also enabled under <br> lighter loads. | High efficiency for all static and transient <br> load conditions. Performance may be less <br> than FCCM mode for heavy load transients. |
| Hysteretic Mode | The converter uses a hysteretic control <br> scheme with pulsed switching operation. The <br> control circuitry is disabled intermittently for <br> power saving. | High efficiency for light static and light <br> transient loads only. Maximum load current is <br> restricted; output voltage ripple is increased. |
| LDO Mode | No FET switching at all; linear regulator <br> operation. | Power saving mode for light loads only. High <br> efficiency for ultra light loads. Low current <br> soft-start control. |

Table 42 DC-DCSynchronous Buck Converter Operating Modes Summary

## Typical Connections

The typical connections to DC-DC Converter 1 are illustrated in Figure 20. The equivalent circuit applies to DC-DC Converters 2, 3 and 4 also.

The input voltage connection to DC-DC Converters $1-4$ is provided on DC1VDD, DC2VDD, DC3VDD and DC3VDD respectively; these pins must be connected to the PVDD power supply voltage node.


Note: Equivalent circuit applies for $D C-D C 2, D C-D C 3$ and $D C-D C 4$

Figure 20 DC-DC Synchonous Buck Converter Connections

The recommended output capacitor $\mathrm{C}_{\text {оut }}$ varies according to the required transient response. Note that the DCm_CAP register field must be set according to the output capacitance on each DC-DC Converter in order to achieve best performance.

In the case of DC-DC1 and DC-DC2, the recommended inductor component varies according to the DCm_FREQ register field. This register supports a choice of different switching frequencies and inductor components.

See Section 30.3 for details of specific recommended external components.

## DC-DC3 I DC-DC4 Dual Mode

DC-DC Converters 3 and 4 can be configured to operate in 'Dual' mode, where the two converters are ganged together to support an increased current capability. This mode is selected by setting the DC4_SLV bit in the OTP/ICE memory configuration registers.

When DC-DC3 and DC-DC4 are operating in dual mode, the external component configuration for each converter is the same as previously noted for single converters. The output load connection points $\left(\mathrm{V}_{\mathrm{o}}\right)$ are simply connected together as shown in Figure 21.


Figure 21 DC-DC3 I DC-DC4 Dual Mode Converter Connections

The recommended output capacitor $\mathrm{C}_{\text {out }}$ varies according to the required transient response. Note that the DCm_CAP register field must be set according to the output capacitance on each DC-DC Converter in order to achieve best performance.

See Section 30.3 for details of specific recommended external components.

### 15.15 LDO REGULATOR OPERATION

### 15.15.1 OVERVIEW

The WM8325 provides 11 LDO Regulators. Four of these are low-noise analogue LDOs. One of the LDO Regulators (LDO11) can be configured to be enabled even when the WM8325 is in the OFF state. The principal characteristics of the LDO Regulators are shown below.

|  | LDO1 | LDO2, 3 | LDO4, 5, 6 | LDO7, 8 | LDO9, 10 | LDO11 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Converter Type | General <br> Purpose | General <br> Purpose | General <br> Purpose | Analogue | Analogue | General <br> Purpose |
| Input Voltage Range | 1.5 V to 5.5 V | 1.5 V to 5.5 V | 1.5 V to 5.5 V | 1.71 V to 5.5 V | 1.71 V to 5.5 V | 1.8 V to 5.5 V |
| Output Voltage Range | 0.9 V to 3.3 V | 0.9 V to 3.3 V | 0.9 V to 3.3 V | 1.0 V to 3.5 V | 1.0 V to 3.5 V | 0.8 V to 1.55 V |
| Load Current Rating | Up to 300 mA | Up to <br> 200 mA | Up to <br> 100 mA | Up to 200 mA | Up to 150 mA | Up to 25 mA |
| Pass device <br> impedance @ 2.5 V | $1 \Omega$ | $1 \Omega$ | $2 \Omega$ | $1 \Omega$ | $2 \Omega$ | n/a |

Table 43 LDO Regulator Overview

### 15.15.2 LDO REGULATORS

The LDO Regulators are configurable circuits which generate accurate, low-noise supply voltages for various system components. The LDO Regulators are dynamically programmable and can be reconfigured at any time. Two low power modes are provided for the general purpose LDOs 1-6; a single low power mode is provided for the analogue LDOs $7-10$; this enables the overall device power consumption to be minimised at all times.

The LDOs 1-10 can also operate as current-limited switches, with no voltage regulation; this is useful for 'Hot Swap' outputs, i.e. supply rails for external devices that are plugged in when the system is already powered up - the current-limiting function prevents the in-rush current into the external device from disturbing other system power supplies.

The input voltage to these LDOs is provided on pins LDO3VDD, LDO4VDD, LDO5VDD, LDO6VDD for LDO3 through to LDO6 respectively. The other LDO inputs are shared on pins LDO1_2VDD, LDO7_8VDD and LDO9_10VDD for each corresponding pair of LDOs.

The LDO input supply pins may be connected to the PVDD power supply voltage node, or else can be connected to the output pin of one of the DC-DC buck converters. Note that the LDO input supply pins must not be connected to a voltage higher than PVDD.

LDO11 is a configurable LDO intended for 'always-on' functions external to the WM8325. The WM8325 contains a further two non-configurable LDOs which support internal functions only.

The connections to LDO Regulator 1 are illustrated in Figure 22. The equivalent circuit applies to LDO2 through to LDO10.


Note: Equivalent circuit applies for LDO2 through to LDO10.

Figure 22 LDO Regulator Connections

An input and output capacitor are recommended for each LDO Regulator, as illustrated above.
See Section 30.4 for details of specific recommended external components.

16 RESERVED

## 17 POWER SUPPLY CONTROL

### 17.1 GENERAL DESCRIPTION

The primary power supply to the WM8325 is provided via the PVDD pin. This supply is required for normal device functionality. The PVDD voltage is monitored internally to detect a low voltage condition where the device can no longer operate. A Power Path Management Interrupt is raised when PVDD falls below an undervoltage threshold, as described in Section 17.2.

A backup power source may be provided for the WM8325. This enables the Real Time Clock (RTC) and other selected registers to be maintained when PVDD is not available. This is described in Section 17.3.

### 17.2 POWER PATH MANAGEMENT INTERRUPTS

The Power Path Management circuit is associated with an Interrupt event flag.
The PPM_SYSLO_EINT interrupt bit is set when the internal signal SYSLO is asserted. This indicates a PVDD undervoltage condition, described in Section 24.4. This secondary interrupt triggers a primary Power Path Management Interrupt, PPM_INT (see Section 23). This can be masked by setting the mask bit as described in Table 44.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16401 <br> $(4011 \mathrm{~h})$ <br> Interrupt Status <br> 1 | 15 | PPM_SYSLO_EINT | Power Path SYSLO interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |
| R16409 <br> $(4019 \mathrm{~h})$ <br> Interrupt Status <br> 1 Mask | 15 | IM_PPM_SYSLO_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |

Table 44 Power Path Management Interrupt

### 17.3 BACKUP POWER

As an option, a backup power source can be provided for the WM8325. This is provided using a coin cell, super/gold capacitor, or else a standard capacitor, connected to the LDO12VOUT pin.

Note that a $22 \mathrm{k} \Omega$ series resistor should also be connected to the backup power source.
The LDO12VOUT pin provides a constant voltage output for charging the backup power source whenever the PVDD power domain is available.

The purpose of the backup is to power the always-on functions such as the crystal oscillator, RTC and ALARM control registers. The backup power also maintains a 'software scratch' memory area in the register map - see Section 12.6. Maintaining these functions at all times provides system continuity even when the main battery is removed and no other power supply is available.

The backup duration will vary depending upon the backup power source characteristics. A typical coin cell can provide power to the WM8325 in BACKUP mode for a month or more whilst also maintaining the RTC and the 'software scratch' register.

If a standard capacitor is used as the backup power source, then it is particularly important to minimise the device power consumption in the BACKUP state. A $22 \mu \mathrm{~F}$ capacitor will maintain the device settings for up to 5 minutes in 'unclocked' mode, where power consumption is minimised by stopping the RTC in the BACKUP state. The RTC is unclocked in the BACKUP state if the XTAL_BKUPENA register field is set to 0 , as described in Section 20.5.

## 18 AUXILIARY ADC

### 18.1 GENERAL DESCRIPTION

The WM8325 incorporates a 12-bit Auxiliary ADC (AUXADC). This can be used to perform a number of system measurements (including supply voltages and battery temperature) and can also be used to measure analogue voltages from external sources and sensors.

External inputs to the AUXADC should be connected to the pins GPIO10, GPIO11 and GPIO12. The maximum voltage that can be measured is determined by the power domain associated with each; this is selectable on a pin by pin basis as described in Section 21.3.

Note that, when GPIO10, GPIO11 or GPIO12 is used as an input to the AUXADC, then the normal GPIO functionality cannot be supported on the affected pin(s). In this case, it is recommended that the respective GPIO(s) are tri-stated, as described in Section 21.3.

### 18.2 AUXADC CONTROL

The AUXADC is enabled by setting the AUX_ENA register bit. By default, the AUXADC is not enabled in the SLEEP state, but this can be selected using the AUX_SLPENA field.

The AUXADC measurements can be initiated manually or automatically. For automatic operation, the AUX_RATE register is set according to the required conversion rate, and conversions are enabled by setting the AUX_CVT_ENA bit. For manual operation, the AUX_RATE register is set to 00h, and each manual conversion is initiated by setting the AUX_CVT_ENA bit. In manual mode, the AUX_CVT_ENA bit is reset by the WM8325 after each conversion. (Note that the conversion result is not available for readback until the AUXADC interrupt is asserted, as described in Section 18.5.)

The AUXADC has 5 available input sources. Each of these inputs is enabled by setting the respective bit in the AuxADC Source Register (R16431).

For each AUXADC measurement event (in Manual or Automatic modes), the WM8325 selects the next enabled input source. Any number of inputs may be selected simultaneously; the AUXADC will measure each one in turn. Note that only a single AUXADC measurement is made on any Manual or Automatic trigger.

For example, if the GPIO10, GPIO12 and PVDD voltages are enabled for AUXADC measurement, then GPIO10 would be measured in the first instance, and GPIO12 then PVDD would be measured on the next manual or automatic AUXADC triggers. In this case, a total of three manual or automatic AUXADC triggers would be required to measure all of the selected inputs.

The control fields associated with initiating AUXADC measurements are defined in Table 45.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16430 <br> (402Eh) <br> AuxADC <br> Control | 15 | AUX_ENA | 0 | AUXADC Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> Note - this bit is reset to 0 when the OFF power state is entered. |
|  | 14 | AUX_CVT_ENA | 0 | AUXADC Conversion Enable <br> $0=$ Disabled <br> 1 = Enabled <br> In automatic mode, conversions are enabled by setting this bit. In manual mode (AUX_RATE = 0), setting this bit will initiate a conversion; the bit is reset automatically after each conversion. |
|  | 12 | AUX_SLPENA | 0 | AUXADC SLEEP Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Controlled by AUX_ENA } \end{aligned}$ |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 5:0 | AUX_RATE [5:0] | 00_0000 | AUXADC Conversion Rate <br> $0=$ Manual <br> 1 = 2 samples/s <br> $2=4$ samples $/ \mathrm{s}$ <br> $3=6$ samples $/ \mathrm{s}$ <br> $31=62$ samples/s <br> 32 = Reserved <br> $33=16$ samples/s <br> $34=32$ samples $/ \mathrm{s}$ <br> $35=48$ samples/s <br> $63=496$ samples $/ \mathrm{s}$ |
| R16431 <br> (402Fh) <br> AuxADC <br> Source | 6 | AUX_PVDD_SEL | 0 | AUXADC PVDD input select <br> 0 = Disable PVDD measurement <br> 1 = Enable PVDD measurement |
|  | 4 | AUX_CHIP_TEM P_SEL | 0 | AUXADC Chip Temp input select <br> 0 = Disable Chip Temp measurement <br> 1 = Enable Chip Temp measurement |
|  | 2 | $\begin{aligned} & \text { AUX_GPIO12_SE } \\ & \text { L } \end{aligned}$ | 0 | AUXADC GPIO12 input select <br> 0 = Disable GPIO12 measurement <br> 1 = Enable GPIO12 measurement |
|  | 1 | $\begin{aligned} & \text { AUX_GPIO11_SE } \\ & \text { L } \end{aligned}$ | 0 | AUXADC GPIO11 input select <br> 0 = Disable GPIO11 measurement <br> 1 = Enable GPIO11 measurement |
|  | 0 | $\begin{aligned} & \text { AUX_GPIO10_SE } \\ & \text { L } \end{aligned}$ | 0 | AUXADC GPIO10 input select <br> 0 = Disable GPIO10 measurement <br> 1 = Enable GPIO10 measurement |

Table 45 AUXADC Control

### 18.3 AUXADC READBACK

Measured data from the AUXADC is read via the AuxADC Data Register (R16429), which contains two fields. The AUXADC Data Source is indicated in the AUX_DATA_SRC field; the associated measurement data is contained in the AUX_DATA field.

Reading from the AuxADC Data Register returns a 12-bit code which represents the most recent AUXADC measurement on the associated channel. It should be noted that every time an AUXADC measurement is written to the AuxADC Data Register, the previous data is overwritten - the host processor should ensure that data is read from this register before it is overwritten. The AUXADC interrupts can be used to indicate when new data is available - see Section 18.5.

The 12-bit AUX_DATA field can be equated to the actual voltage (or temperature) according to the following equations, where AUX_DATA is regarded as an unsigned integer:

$$
\begin{aligned}
\text { Voltage }(\mathrm{mV}) & =\text { AUX_DATA } \times 1.465 \\
\text { Chip Temp }\left({ }^{\circ} \mathrm{C}\right) & =\frac{498-\text { AUX_DATA }}{1.09}
\end{aligned}
$$

The maximum voltage that can be measured on the input pins GPIO10, GPIO11 and GPIO12 is determined by the power domain associated with each; this is selectable on a pin by pin basis using the GPn_PWR_DOM register bits described in Section 21.3. The input voltage at the GPIO pin must not exceed the voltage of the respective power domain (ie. DBVDD or PVDD).

In a typical application, it is anticipated that the AUXADC Interrupts would be used to control the AUXADC readback - the host processor should read the AUXADC Data Register in response to the AUXADC Interrupt event. See Section 18.5 for details of AUXADC Interrupts. In Automatic AUXADC mode, the processor should complete this action before the next measurement occurs, in order to avoid losing any AUXADC samples. In Manual conversion mode, the interrupt signal provides confirmation that the commanded measurement has been completed.

The control fields associated with initiating AUXADC readback are defined in Table 46.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16429 (402Dh) <br> AuxADC Data | 15:12 | $\begin{aligned} & \text { AUX_DATA_SRC } \\ & {[3: 0]} \end{aligned}$ | 000 | AUXADC Data Source $\begin{aligned} & 1=\text { GPIO10 } \\ & 2=\text { GPIO11 } \\ & 3=\text { GPIO12 } \\ & 5=\text { Chip Temperature } \\ & 7=\text { PVDD voltage } \end{aligned}$ <br> All other values are Reserved |
|  | 11:0 | AUX_DATA [11:0] | 000h | AUXADC Measurement Data <br> Voltage (mV) = AUX_DATA $\times 1.465$ <br> ChipTemp ( $\left.{ }^{\circ} \mathrm{C}\right)=(498-$ AUX_DATA $)$ <br> / 1.09 |

Table 46 AUXADC Readback

### 18.4 DIGITAL COMPARATORS

The WM8325 has four digital comparators which may be used to compare AUXADC measurement data against programmable threshold values. Each comparator has a status bit, and also an associated interrupt flag (described in Section 18.5), which indicates that the associated data is beyond the threshold value.

The digital comparators are enabled using the DCMPn_ENA register bits as described in Table 45.
After an AUXADC conversion, the measured value is compared with the threshold level of any associated comparator(s). Note that this comparison is only performed following a conversion.

The source data for each comparator is selected using the DCMPn_SRC register bits; this selects one of the AUXADC channels for each comparator. If required, the same AUXADC channel may be selected for more than one comparator; this would allow more than one threshold to be monitored on the same AUXADC channel. Note that the Backup Battery voltage input can only be monitored using DCMP4.

The DCMPn_GT register bits select whether the status bit and associated interrupt flag will be asserted when the measured value is above the threshold or when the measured value is below the threshold. The output of the most recent threshold comparison is indicated in the DCOMPn_STS fields.

The threshold DCMPn_THR is a 12-bit code for each comparator. This field follows the same voltage or temperature coding as the associated AUXADC channel source (see Section 18.3).

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16432 (4030h) <br> Comparator Control | 11 | DCOMP4_STS | 0 | Digital Comparator 4 status 0 = Comparator 4 threshold not detected 1 = Comparator 4 threshold detected (Trigger is controlled by DCMP4_GT) |
|  | 10 | DCOMP3_STS | 0 | Digital Comparator 3 status 0 = Comparator 3 threshold not detected 1 = Comparator 3 threshold detected (Trigger is controlled by DCMP3_GT) |
|  | 9 | DCOMP2_STS | 0 | Digital Comparator 2 status 0 = Comparator 2 threshold not detected 1 = Comparator 2 threshold detected (Trigger is controlled by DCMP2_GT) |
|  | 8 | DCOMP1_STS | 0 | Digital Comparator 1 status 0 = Comparator 1 threshold not detected 1 = Comparator 1 threshold detected (Trigger is controlled by DCMP1_GT) |
|  | 3 | DCMP4_ENA | 0 | Digital Comparator 4 Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |
|  | 2 | DCMP3_ENA | 0 | Digital Comparator 3 Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |
|  | 1 | DCMP2_ENA | 0 | Digital Comparator 2 Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |
|  | 0 | DCMP1_ENA | 0 | Digital Comparator 1 Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |
| R16433 (4031h) Comparator 1 | 15:13 | $\begin{aligned} & \text { DCMP1_SRC } \\ & \text { [2:0] } \end{aligned}$ | 000 | Digital Comparator 1 source select 0 = Reserved |

PD, February 2012, Rev 4.0

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 1=\text { GPIO10 } \\ & 2=\text { GPIO11 } \\ & 3=\text { GPIO12 } \\ & 4=\text { Reserved } \\ & 5=\text { Chip Temperature } \\ & 6=\text { Reserved } \\ & 7=\text { PVDD voltage } \end{aligned}$ |
|  | 12 | DCMP1_GT | 0 | Digital Comparator 1 interrupt control $0=$ interrupt when less than threshold 1 = interrupt when greater than or equal to threshold |
|  | 11:0 | DCMP1_THR | 000h | Digital Comparator 1 threshold (12-bit unsigned binary number; coding is the same as AUX_DATA) |
| R16434 (4032h) Comparator 2 | 15:13 | $\begin{aligned} & \text { DCMP2_SRC } \\ & \text { [2:0] } \end{aligned}$ | 000 | Digital Comparator 2 source select $\begin{aligned} & 0=\text { Reserved } \\ & 1=\text { GPIO10 } \\ & 2=\text { GPIO11 } \\ & 3=\text { GPIO12 } \\ & 4=\text { Reserved } \\ & 5=\text { Chip Temperature } \\ & 6=\text { Reserved } \\ & 7=\text { PVDD voltage } \end{aligned}$ |
|  | 12 | DCMP2_GT | 0 | Digital Comparator 2 interrupt control $0=$ interrupt when less than threshold 1 = interrupt when greater than or equal to threshold |
|  | 11:0 | DCMP2_THR | 000h | Digital Comparator 2 threshold <br> (12-bit unsigned binary number; coding is the same as AUX_DATA) |
| R16435 (4033h) <br> Comparator 3 | 15:13 | $\begin{aligned} & \text { DCMP3_SRC } \\ & \text { [2:0] } \end{aligned}$ | 000 | Digital Comparator 3 source select $\begin{aligned} & 0=\text { Reserved } \\ & 1=\text { GPIO10 } \\ & 2=\text { GPIO11 } \\ & 3=\text { GPIO12 } \\ & 4=\text { Reserved } \\ & 5=\text { Chip Temperature } \\ & 6=\text { Reserved } \\ & 7=\text { PVDD voltage } \end{aligned}$ |
|  | 12 | DCMP3_GT | 0 | Digital Comparator 3 interrupt control $0=$ interrupt when less than threshold 1 = interrupt when greater than or equal to threshold |
|  | 11:0 | DCMP3_THR | 000h | Digital Comparator 3 threshold (12-bit unsigned binary number; coding is the same as AUX_DATA) |
| R16436 (4034h) Comparator 4 | 15:13 | $\begin{aligned} & \text { DCMP4_SRC } \\ & \text { [2:0] } \end{aligned}$ | 000 | Digital Comparator 4 source select 0 = Backup Battery voltage <br> 1 = GPIO10 <br> 2 = GPIO11 <br> 3 = GPIO12 <br> 4 = Reserved |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 5=\text { Chip Temperature } \\ & 6=\text { Reserved } \\ & 7=\text { PVDD voltage } \end{aligned}$ |
|  | 12 | DCMP4_GT | 0 | Digital Comparator 4 interrupt control 0 = interrupt when less than threshold <br> 1 = interrupt when greater than or equal to threshold |
|  | 11:0 | DCMP4_THR | 000h | Digital Comparator 4 threshold (12-bit unsigned binary number; coding is the same as AUX_DATA) |

Table 47 AUXADC Digital Comparator Control

### 18.5 AUXADC INTERRUPTS

The AUXADC is associated with a number of Interrupt event flags to indicate when new AUXADC data is ready, or to indicate that one or more of the digital comparator thresholds has been crossed. Each of these secondary interrupts triggers a primary AUXADC Interrupt, AUXADC_INT (see Section 23). This can be masked by setting the mask bit(s) as described in Table 48.

Note that AUXADC_DATA_EINT is not cleared by reading the measured AUXADC data, it can only be cleared by writing ' 1 ' to the AUXADC_DATA_EINT register.

The AUXADC interrupts can be programmed using bits in Table 48.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16401 } \\ & (4011 \mathrm{~h}) \\ & \text { Interrupt Status } \\ & 1 \end{aligned}$ | 8 | AUXADC_DATA_EINT | AUXADC Data Ready interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 7:4 | AUXADC_DCOMPn_EINT | AUXADC Digital Comparator $n$ interrupt <br> (Trigger is controlled by DCMPn_GT) <br> Note: Cleared when a ' 1 ' is written. |
| $\begin{aligned} & \hline \text { R16409 } \\ & (4019 \mathrm{~h}) \\ & \text { Interrupt Status } \\ & 1 \text { Mask } \end{aligned}$ | 8 | IM_AUXADC_DATA_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 7:4 | IM_AUXADC_DCOMPn_EI NT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
| Note: $n$ is a number between 1 and 4 that identifies the individual Comparator. |  |  |  |

Table 48 AUXADC Interrupts

19 RESERVED

## 20 REAL-TIME CLOCK (RTC)

### 20.1 GENERAL DESCRIPTION

The WM8325 provides a Real Time Clock (RTC) in the form of a 32-bit counter. The RTC uses the 32.768 kHz crystal oscillator as its clock source and increments the register value once per second. (Note that a direct CMOS input may be used in place of the crystal oscillator; both options are described in Section 13.) To compensate for errors in the clock frequency, the RTC includes a frequency trim capability.

The RTC is enabled at all times, including when the WM8325 is in the BACKUP state. When required, the RTC can be maintained via a backup battery in the absence of any other power supply. In the absence of a backup battery, the RTC contents can be held (unclocked) for a limited period of up to 5 minutes via a $22 \mu \mathrm{~F}$ capacitor.

The RTC incorporates an Alarm function. The Alarm time is held in a 32-bit register. When the RTC counter matches the Alarm time, a selectable response will be actioned.

For digital rights management purposes, the RTC includes security features designed to detect unauthorised modifications to the RTC counter.

### 20.2 RTC CONTROL

The 32-bit RTC counter value, RTC_TIME is held in two 16-bit registers, R16417 (4021h) and R16418 (4022h). The value of RTC_TIME is incremented by the WM8325 once per second. On initial power-up (from the NO POWER state), these registers will be initialised to default values. Once either of these registers has been written to, the RTC_VALID bit is set to indicate that the RTC_TIME registers contain valid data.

When RTC registers are updated, the RTC_SYNC_BUSY bit indicates that the RTC is busy. The RTC registers should not be written to when RTC_SYNC_BUSY $=1$.

The RTC_WR_CNT field is provided as a security feature for the RTC. After initialisation, this field is updated on every write to R16417 (4021h) or to R16418 (4022h). This enables the host processor to detect unauthorised modifications to the RTC counter value. See Section 20.4 for more details.

For additional security, the WM8325 does not allow the RTC to be updated more than 8 times in a one-hour period. Additional write attempts will be ignored.

The RTC Alarm time is held in registers R16419 (4023h) and R16420 (4024h). The Alarm function is enabled when RTC_ALM_ENA is set. When the Alarm is enabled, and the RTC counter matches the Alarm time, the RTC Alarm Interrupt is triggered, as described in Section 20.3.

If the RTC Alarm occurs in the SLEEP power state, then a WAKE transition request is generated. If the RTC Alarm occurs in the OFF power state, then an ON transition request is generated. See Section 11.3 for details.

When updating the RTC Alarm time, it is recommended to disable the Alarm first, by setting RTC_ALM_ENA $=0$. The RTC Alarm registers should not be written to when RTC_SYNC_BUSY $=1$.

The RTC has a frequency trim feature to allow compensation for known and constant errors in the crystal oscillator frequency up to $\pm 8 \mathrm{~Hz}$. The RTC_TRIM field is a 10 -bit fixed point 2's complement number. MSB scaling $=-8 \mathrm{~Hz}$. To compensate for errors in the clock frequency, this register should be set to the error (in Hz ) with respect to the ideal $(32768 \mathrm{~Hz})$ of the input crystal frequency.

For example, if the actual crystal frequency $=32769.00 \mathrm{~Hz}$, then the frequency error $=+1 \mathrm{~Hz}$. The value of RTC_TRIM in this case is $0001 \_000000$.

For example, if the actual crystal frequency $=32763.78 \mathrm{~Hz}$, then the frequency error $=-4.218750 \mathrm{~Hz}$. The value of RTC_TRIM in this case is 1011_110010.

Note that the RTC_TRIM control register is locked by the WM8325 User Key. This register can only be changed by writing the appropriate code to the Security register, as described in Section 12.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16416 <br> (4020h) <br> RTC Write Counter | 15:0 | RTC_WR_CNT | 0000h | RTC Write Counter. <br> This random number is updated on every write to the RTC_TIME registers. |
| R16417 <br> (4021h) <br> RTC Time 1 | 15:0 | $\begin{aligned} & \text { RTC_TIME } \\ & \text { [31:16] } \end{aligned}$ | 0000h | RTC Seconds counter (MSW) RTC_TIME increments by 1 every second. This is the 16 MSBs. |
| R16418 <br> (4022h) <br> RTC Time 2 | 15:0 | RTC_TIME [15:0] | 0000h | RTC Seconds counter (LSW) <br> RTC_TIME increments by 1 every second. This is the 16 LSBs. |
| R16419 (4023h) <br> RTC Alarm 1 | 15:0 | RTC_ALM [31:16] | 0000h | RTC Alarm time (MSW) 16 MSBs of RTC_ALM |
| $\begin{aligned} & \text { R16420 } \\ & (4024 \mathrm{~h}) \end{aligned}$ <br> RTC Alarm 2 | 15:0 | RTC_ALM [15:0] | 0000h | RTC Alarm time (LSW) 16 LSBs of RTC_ALM |
| R16421 (4025h) RTC Control | 15 | RTC_VALID | 0 | RTC Valid status <br> $0=$ RTC_TIME has not been set since Power On Reset 1 = RTC_TIME has been written to since Power On Reset |
|  | 14 | $\qquad$ Y | 0 | RTC Busy status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Busy } \end{aligned}$ <br> The RTC registers should not be written to when RTC_SYNC_BUSY = 1. |
|  | 10 | RTC_ALM_ENA | 0 | RTC Alarm Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |
| R16422 <br> (4026h) <br> RTC Trim | 9:0 | RTC_TRIM | 000h | RTC frequency trim. Value is a 10bit fixed point <4,6> 2's complement number. MSB Scaling $=-8 \mathrm{~Hz}$. <br> The register indicates the error (in Hz ) with respect to the ideal 32768 Hz ) of the input crystal frequency. <br> Protected by user key |

Table 49 Real Time Clock (RTC) Control

### 20.3 RTC INTERRUPTS

The Real Time Clock (RTC) is associated with two Interrupt event flags.
The RTC_PER_EINT interrupt is set each time a periodic timeout occurs. The periodic timeout is configured using the RTC_PINT_FREQ field described in Table 51.

The RTC_ALM_EINT interrupt is set when the RTC Alarm is triggered. The RTC Alarm time is configured as described in Section 20.2.

Each of these secondary interrupts triggers a primary Real Time Clock Interrupt, RTC_INT (see Section 23). This can be masked by setting the mask bit(s) as described in Table 50.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16401 <br> $(4011 \mathrm{~h})$ <br> Interrupt Status <br> 1 | 3 | RTC_PER_EINT | RTC Periodic interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |
|  | 2 | RTC_ALM_EINT | RTC Alarm interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |
| R16409 <br> (4019h) <br> Interrupt Status <br> 1 Mask | 3 | IM_RTC_PER_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> = Mask interrupt. <br> Default value is 1 (masked) |
|  | 2 | IM_RTC_ALM_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> = Mask interrupt. <br> Default value is 1 (masked) |
|  |  |  |  |

Table 50 Real Time Clock (RTC) Interrupts

The frequency of the RTC periodic interrupts is set by the RTC_PINT_FREQ field, as described in Table 51.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16421 <br> (4025h) <br> RTC Control | 6:4 | RTC_PINT_FREQ [2:0] | 000 | RTC Periodic Interrupt timeout period $\begin{aligned} & 000=\text { Disabled } \\ & 001=2 \mathrm{~s} \\ & 010=4 \mathrm{~s} \\ & 011=8 \mathrm{~s} \\ & 100=16 \mathrm{~s} \\ & 101=32 \mathrm{~s} \\ & 110=64 \mathrm{~s} \\ & 111=128 \mathrm{~s} \end{aligned}$ |

Table 51 Real Time Clock (RTC) Periodic Interrupt Control

### 20.4 DIGITAL RIGHTS MANAGEMENT

The Real Time Clock (RTC) maintains a continuous record of the time; this is maintained at all times, including when the WM8325 is powered down and the RTC function is maintained by the backup battery.

It is highly desirable to be able to write to the RTC counter in order to configure it for logical translation into hours/minutes and to support calendar functions. However, for digital rights management purposes, it is important that malicious modification of the RTC is either prevented or detected.

The security measure implemented on the WM8325 is the RTC Write Counter. This register is initialised to 0000h during Power On Reset, and is updated automatically whenever a Write operation is scheduled on either of the RTC_TIME registers. Note that, when the RTC Write Counter is updated, the new value is generated at random; it is not a sequential counter.

It is assumed that legitimate updates to the RTC_TIME are only those initiated by the Application Processor (AP). When the AP makes an update to the RTC TIME, the AP can also read the new value of the RTC Write Counter, and should store the value in non-volatile memory. If the AP detects a change in value of the RTC Write Counter, and this was not caused by the AP itself writing to the RTC_TIME, this means that an unauthorised write to the RTC_TIME registers has occurred.

In order to make it difficult for an unauthorised RTC_TIME update to be masked by simply writing to the RTC Write Counter, the RTC_WR_CNT field is generated at random by the WM8325 whenever the RTC_TIME field is updated.

For additional security, the WM8325 does not allow the RTC to be updated more than 8 times in a one-hour period. Additional write attempts will be ignored.

The RTC Control registers are described in Table 49.

### 20.5 BACKUP MODE CLOCKING OPTIONS

The BACKUP state is entered when the PVDD power supply is below the reset threshold of the device. Typically, this means that the PVDD supply has been removed. Most of the device functions and registers are reset in this state.

The RTC and oscillator and a 'software scratch' memory area can be maintained from a backup power source in the BACKUP state. This is provided using a coin cell, super/gold capacitor, or else a standard capacitor, connected to the LDO12VOUT pin via a $22 k \Omega$ resistor. See Section 17.3 for further details.

The RTC and oscillator can be disabled in the BACKUP state by setting the XTAL_BKUPENA register bit to 0 . This feature may be used to minimise the device power consumption in the BACKUP state. A $22 \mu \mathrm{~F}$ capacitor connected to LDO12VOUT can maintain the RTC value, unclocked, for up to 5 minutes in BACKUP if the oscillator is disabled.

The XTAL_BKUPENA register bit is defined in Section 13.1. For more details on backup power, see Section 17.3

## 21 GENERAL PURPOSE INPUTS / OUTPUTS (GPIO)

### 21.1 GENERAL DESCRIPTION

The WM8325 has 12 general-purpose input/output (GPIO) pins, GPIO1-GPIO12. These can be configured as inputs or outputs, active high or active low, with optional on-chip pull-up or pull-down resistors. GPIO outputs can either be CMOS driven or Open Drain configuration. Each GPIO pin can be tri-stated and can also be used to trigger Interrupts.

The function of each GPIO pin is selected individually. Different voltage power domains are selectable on a pin by pin basis for GPIOs 1-12. Input de-bounce is automatically implemented on selected GPIO functions.

Note that, when GPIO10, GPIO11 or GPIO12 is used as an input to the AUXADC (see Section 18), then the normal GPIO functionality cannot be supported on the affected pin(s). It is recommended that the respective GPIO(s) are tri-stated, as described in Section 21.3.

### 21.2 GPIO FUNCTIONS

The list of GPIO functions supported by the WM8325 is contained in Table 52 (for input functions) and Table 53 (for output functions). The input functions are selected when the respective GPn_DIR register bit is 1 . The output functions are selected when the respective GPn_DIR register bit is 0 .

The selected function for each GPIO pin is selected by writing to the respective GPn_FN register bits. All functions are available on all GPIO pins. The polarity of each input or output GPIO function can be selected using the applicable GPn_POL register bit.

The available power domains for each pin are specific to different GPIOs.
The de-bounce time for the GPIO input functions is determined by the GPn_FN field. Some of the input functions allow a choice of de-bounce times, as detailed in Table 52.

The register controls for configuring the GPIO pins are defined in Section 21.3.

| GPn_FN | GPIO INPUT FUNCTION | DESCRIPTION | DE-BOUNCE TIME |
| :---: | :---: | :---: | :---: |
| Oh | GPIO | GPIO input. Logic level is read from the GPn_LVL register bits. See Section 21.3. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |
| 1h |  |  | 4 ms to 8 ms |
| 2h | ON/OFF <br> Request | Control input for requesting an ON/OFF state transition. See Section 11.3. <br> Under default polarity (GPn_POL=1), a rising edge requests the ON state and a falling edge requests the OFF state. | $32 \mathrm{~ms} \mathrm{64ms}$ |
| 3h | SLEEP/WAKE <br> Request | Control input for requesting a SLEEP/WAKE state transition. See Section 11.3. <br> Under default polarity (GPn_POL=1), a rising edge requests the SLEEP state and a falling edge requests the WAKE transition to the ON state. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |
| 4h |  |  | 32 ms to 64ms |
| 5h | SLEEP <br> Request | Control input for requesting a SLEEP state transition. See Section 11.3. <br> Under default polarity (GPn_POL=1), a rising edge requests the SLEEP state and a falling edge has no effect. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |
| 6 h | ON Request | Control input for requesting an ON state transition. See Section 11.3. <br> Under default polarity (GPn_POL=1), a rising edge requests the ON state and a falling edge has no effect. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |
| 7h | Watchdog Reset | Control input for resetting the Watchdog Timer. See Section 25. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |


| GPn_FN | GPIO INPUT FUNCTION | DESCRIPTION | DE-BOUNCE TIME |
| :---: | :---: | :---: | :---: |
| 8h | Hardware DVS control 1 | Control input for selecting the DVS output voltage in one or more DC-DC Converters. See Section 15.6. | None |
| 9 h | Hardware DVS control 2 | Control input for selecting the DVS output voltage in one or more DC-DC Converters. See Section 15.6. | None |
| Ah | Hardware Enable 1 | Control input for enabling one or more DC-DC Converters and LDO Regulators. <br> See Section 15. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |
| Bh | Hardware <br> Enable 2 | Control input for enabling one or more DC-DC Converters and LDO Regulators. <br> See Section 15. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |
| Ch | Hardware Control input 1 | Control input for selecting the operating mode and/or output voltage of one or more DC-DC Converters and LDO Regulators. <br> See Section 15. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |
| Dh | Hardware Control input 2 | Control input for selecting the operating mode and/or output voltage of one or more DC-DC Converters and LDO Regulators. <br> See Section 15. | $32 \mu \mathrm{~s}$ to $64 \mu \mathrm{~s}$ |
| Eh | Hardware Control input 1 | Control input for selecting the operating mode and/or output voltage of one or more DC-DC Converters and LDO Regulators. <br> See Section 15. | 32 ms to 64ms |
| Fh | Hardware Control input 2 | Control input for selecting the operating mode and/or output voltage of one or more DC-DC Converters and LDO Regulators. <br> See Section 15. | 32 ms to 64 ms |

Table 52 List of GPIO Input Functions

Further details of the GPIO input de-bounce time are noted in Section 21.3.

| GPn_FN | GPIO OUTPUT <br> FUNCTION | DESCRIPTION |
| :---: | :--- | :--- |
| 0 h | GPIO | GPIO output. Logic level is set by writing to the GPn_LVL <br> register bits. See Section 21.3. |
| 1 h | Oscillator clock | 32.768kHz clock output. See Section 13. |
| 2 h | ON state | Logic output indicating that the WM8325 is in the ON state. See <br> Section 11.5. |
| 3 h | SLEEP state | Logic output indicating that the WM8325 is in the SLEEP state. <br> See Section 11.5. |
| 4 h | Power State <br> Change | Logic output asserted whenever a Power On Reset, or an ON, <br> OFF, SLEEP or WAKE transition has completed. <br> Under default polarity (GPn_POL=1), the logic level is the same <br> as the PS_INT interrupt status flag. Note that, if any of the <br> associated Secondary interrupts is masked, then the respective <br> event will not affect the Power State Change GPIO output. <br> See Section 11.2 and Section 11.4. |
| 8h | DC-DC1 DVS <br> Done | Logic output indicating that DC-DC1 buck converter DVS slew <br> has been completed. This signal is temporarily de-asserted <br> during voltage transitions (including non-DVS transitions). See <br> Section 15.6. |
| 9h | DC-DC2 DVS <br> Done | Logic output indicating that DC-DC1 buck converter DVS slew <br> has been completed. This signal is temporarily de-asserted <br> during voltage transitions (including non-DVS transitions). See <br> Section 15.6. |


| GPn_FN | GPIO OUTPUT <br> FUNCTION | DESCRIPTION |
| :---: | :--- | :--- |
| Ah | External Power <br> Enable 1 | Logic output assigned to one of the timeslots in the ON/OFF <br> and SLEEP/WAKE sequences. This can be used for sequenced <br> control of external circuits. See Section 15.3. |
| Bh | External Power <br> Enable 2 | Logic output assigned to one of the timeslots in the ON/OFF <br> and SLEEP/WAKE sequences. This can be used for sequenced <br> control of external circuits. See Section 15.3. |
| Ch | System Supply <br> Good (PVDD <br> Good) | Logic output from PVDD monitoring circuit. This function <br> represents the internal SYSOK signal. See Section 24.4. |
| Eh | Converter Power <br> (PWWR_GOOD) | Status output indicating that all selected DC-DC converters and <br> LDO regulators are operating correctly. Only asserted in ON <br> and SLEEP modes. See Section 15.13. |
| Clock Power | 2MHz clock output suitable for clocking external DC-DC <br> converters. This clock signal is synchronized with the WM8325 <br> DC Converters clocking signal. See Section 13. <br> This clock output is only enabled when either of the External <br> Power Enable signals (EPE1 or EPE2) is asserted. These <br> signals can be assigned to one of the timeslots in the ON/OFF <br> and SLEEP/WAKE sequences. See Section 15.3. |  |
| Fh | Auxiliary Reset | Logic output indicating a Reset condition. This signal is <br> asserted in the OFF state. The status in SLEEP mode is <br> configurable. See Section 11.7. <br> Note that the default polarity for this function (GPn_POL=1) is <br> "Active High". Setting GPn_POL=0 will select "Active Low" <br> function. |
| En Lis |  |  |

Table 53 List of GPIO Output Functions

### 21.3 CONFIGURING GPIO PINS

The GPIO pins are configured using the Resister fields defined in Table 54.
The function of each GPIO is selected using the GPn_FN register field. The pin direction field GPn_DIR selects between input functions and output functions. See Section 21.2 for a summary of the available GPIO functions.

The polarity of each GPIO can be configured using the GPn_POL bits. This inversion is effective both on GPIO inputs and outputs. When GPn_POL = 1, the non-inverted 'Active High' polarity applies. The opposite logic can be selected by setting GPn_POL $=0$.

The voltage power domain of each GPIO is determined by the GPn_PWR_DOM register. Note that the available options vary between different GPIO pins, as described in Table 56.

A GPIO output may be either CMOS driven or Open Drain. This is selected using the GPn_OD bits.
Internal pull-up or pull-down resistors can be enabled on each pin using the GPn_PULL field. Both resistors are available for use when the associated GPIO is an input. When the GPIO pin is configured as an Open Drain output, the internal pull-up resistor may be required if no external pull-up resistors are present.

A GPIO pin may be tri-stated using the GPn_ENA register field. When GPn_ENA $=0$, the respective pin is tri-stated. A tri-stated pin exhibits high impedance to any external circuit and is disconnected from the internal GPIO circuits. The pull-up and pull-down resistors are disabled when a GPIO pin is tri-stated.

GPIO pins can generate an interrupt (see Section 21.4). The GPn_INT_MODE field selects whether the interrupt occurs on a single active edge only, or else on both rising and falling edges. When single edge is selected, the active edge is the rising edge (when GPn_POL $=1$ ) or the falling edge (when GPn_POL = 0).

When GPIO10, GPIO11 or GPIO12 is used as an input to the AUXADC (see Section 18), it is recommended that the respective GPIO(s) are tri-stated (ie. GPn_ENA = 0). The normal GPIO functionality cannot be supported on a GPIO pin that is enabled as an input to the AUXADC.

PD, February 2012, Rev 4.0

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16440 (4038h) <br> to <br> R16451 <br> (4043h) | 15 | GPn_DIR | 1 | GPIOn pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |
|  | 14:13 | $\begin{aligned} & \text { GPn_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | GPIOn Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |
|  | 12 | $\begin{aligned} & \text { GPn_INT_M } \\ & \text { ODE } \end{aligned}$ | 0 | GPIOn Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GPn_POL=1) or falling edge triggered (if GPn_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |
|  | 11 | $\begin{aligned} & \text { GPn_PWR_D } \\ & \text { OM } \end{aligned}$ | 0 | GPIOn Power Domain See Table 56. |
|  | 10 | GPn_POL | 1 | GPIOn Polarity select <br> $0=$ Inverted (active low) <br> 1 = Non-Inverted (active high) |
|  | 9 | GPn_OD | 0 | GPIOn Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |
|  | 7 | GPn_ENA | 0 | GPIOn Enable control <br> $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |
|  | 3:0 | GPn_FN [3:0] | 0000 | GPIOn Pin Function See Table 57. |

Note: $n$ is a number between 1 and 12 that identifies the individual GPIO.
Note: The default values noted are valid when the WM8325 powers up to the OFF state, or if the Register Map is reset following a Device Reset or Software Reset event. In the case of GPIO pins 1 to 6 , these registers are overwritten with the respective ICE or OTP memory contents when an ON transition is scheduled.
Table 54 GPIO Pin Configuration

When the GPIO output function is selected (GPn_FN = Oh, GPn_DIR = 0), the state of a GPIO output is controlled by writing to the corresponding GPn_LVL register bit, as defined in Table 55.

The logic level of a GPIO input is determined by reading the corresponding GPn_LVL register bit. If GPn_POL is set, then the read value of the GPn_LVL field for a GPIO input is the inverse of the external signal. Note that, when the GPIO input level changes, the logic level of GPn_LVL will only be updated after the maximum de-bounce period, as listed in Table 52. An input pulse that is shorter than the minimum de-bounce period will be filtered by the de-bounce function and will be ignored.

If a GPIO is configured as a CMOS output (ie. GPn_OD $=0$ ), then the read value of the GPn_LVL field will indicate the logic level of that output. If GPn_POL is set, then the read value of the GPn_LVL field for a GPIO output is the inverse of the level on the external pad.

If a GPIO is configured as an Open Drain output, then the read value of GPn_LVL is only valid when the internal pull-up resistor is enabled on the pin (ie. when GPn_PULL = 10). The read value is also affected by the GPn_POL bit, as described above for the CMOS case.

If a GPIO is tri-stated (GPn_ENA = 0), then the read value of the corresponding GPn_LVL field is invalid.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16396 } \\ & \text { (400Ch) } \\ & \text { GPIO Level } \end{aligned}$ | 11 | GP12_LVL | 0 | GPIOn level. <br> When GPn_FN = Oh and GPn_DIR = 0, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GPn_POL is 0 , the register contains the opposite logic level to the external pin. |
|  | 10 | GP11_LVL | 0 |  |
|  | 9 | GP10_LVL | 0 |  |
|  | 8 | GP9_LVL | 0 |  |
|  | 7 | GP8_LVL | 0 |  |
|  | 6 | GP7_LVL | 0 |  |
|  | 5 | GP6_LVL | 0 |  |
|  | 4 | GP5_LVL | 0 |  |
|  | 3 | GP4_LVL | 0 |  |
|  | 2 | GP3_LVL | 0 |  |
|  | 1 | GP2_LVL | 0 |  |
|  | 0 | GP1_LVL | 0 |  |

Table 55 GPIO Level Register

The power domain for each GPIO is controlled using the GPn_PWR_DOM registers as described in Table 56.

The selected power domain for each GPIO affects the maximum input voltage that can be supported on the respective pin(s). Note that this is also applicable when GPIO10, GPIO11 or GPIO12 are used as inputs to the AUXADC (see Section 18). The input voltage at the GPIO pin must not exceed the voltage of the respective power domain.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16440 (4038h) GPIO1 Control | 11 | $\begin{aligned} & \text { GP1_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO1 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { VPMIC (LDO12) } \end{aligned}$ |
| R16441 <br> (4039h) <br> GPIO2 Control | 11 | $\begin{aligned} & \text { GP2_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO2 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { VPMIC (LDO12) } \end{aligned}$ |
| R16442 <br> (403Ah) <br> GPIO3 Control | 11 | $\begin{aligned} & \text { GP3_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO3 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { VPMIC (LDO12) } \end{aligned}$ |
| R16443 <br> (403Bh) <br> GPIO4 Control | 11 | $\begin{aligned} & \text { GP4_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO4 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |
| R16444 <br> (403Ch) <br> GPIO5 Control | 11 | $\begin{aligned} & \text { GP5_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO5 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |
| R16445 (403Dh) GPIO6 Control | 11 | $\begin{aligned} & \text { GP6_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO6 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |
| R16446 (403Eh) GPIO7 Control | 11 | $\begin{aligned} & \text { GP7_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO7 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { VPMIC (LDO12) } \end{aligned}$ |
| R16447 <br> (403Fh) <br> GPIO8 Control | 11 | $\begin{aligned} & \text { GP8_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO8 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { VPMIC (LDO12) } \end{aligned}$ |
| R16448 (4040h) GPIO9 Control | 11 | $\begin{aligned} & \text { GP9_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO9 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { VPMIC (LDO12) } \end{aligned}$ |
| R16449 <br> (4041h) <br> GPIO10 | 11 | $\begin{aligned} & \text { GP10_PWR_D } \\ & \text { OM } \end{aligned}$ | 0 | GPIO10 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| Control |  |  |  |  |
| R16450 (4042h) <br> GPIO11 <br> Control | 11 | $\begin{aligned} & \text { GP11_PWR_D } \\ & \text { OM } \end{aligned}$ | 0 | GPIO11 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |
| R16451 <br> (4043h) <br> GPIO12 <br> Control | 11 | $\begin{aligned} & \text { GP12_PWR_D } \\ & \text { OM } \end{aligned}$ | 0 | GPIO12 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |

Table 56 GPIO Power Domain Registers
The function of each GPIO is controlled using the GPn_FN registers defined in Table 57. Note that the selected function also depends on the associated GPn_DIR field described in Table 54.

See also Section 21.2 for additional details of each GPIO function, including the applicable de-bounce times for GPIO input functions.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16440 <br> (4038h) <br> GPIO1 Control | 3:0 | GP1_FN [3:0] | 0000 | Input functions: <br> Oh = GPIO input (long de-bounce) <br> 1h = GPIO input <br> $2 \mathrm{~h}=$ Power On/Off request <br> $3 h=$ Sleep/Wake request <br> 4h = Sleep/Wake request (long debounce) <br> $5 h=$ Sleep request <br> $6 \mathrm{~h}=$ Power On request <br> 7h = Watchdog Reset input <br> 8h = DVS1 input <br> 9h = DVS2 input <br> Ah = HW Enable1 input <br> Bh = HW Enable2 input <br> Ch = HW Control1 input <br> Dh = HW Control2 input <br> Eh = HW Control1 input (long de- <br> bounce) <br> Fh = HW Control2 input (long debounce) <br> Output functions: <br> Oh = GPIO output <br> $1 \mathrm{~h}=32.768 \mathrm{kHz}$ oscillator output <br> $2 \mathrm{~h}=\mathrm{ON}$ state <br> 3h = SLEEP state <br> 4h = Power State Change <br> 5h = Reserved <br> 6h = Reserved <br> 7h = Reserved <br> 8h = DC1 DVS Done <br> 9h = DC2 DVS Done <br> Ah = External Power Enable1 <br> Bh = External Power Enable2 <br> Ch = System Supply Good (SYSOK) <br> Dh = Converter Power Good <br> (PWR_GOOD) <br> Eh = External Power Clock (2MHz) <br> Fh = Auxiliary Reset |
| R16441 (4039h) GPIO2 Control | 3:0 | GP2_FN [3:0] | 0000 |  |
| R16442 (403Ah) <br> GPIO3 Control | 3:0 | GP3_FN [3:0] | 0000 |  |
| R16443 <br> (403Bh) <br> GPIO4 Control | 3:0 | GP4_FN [3:0] | 0000 |  |
| R16444 <br> (403Ch) <br> GPIO5 Control | 3:0 | GP5_FN [3:0] | 0000 |  |
| R16445 <br> (403Dh) <br> GPIO6 Control | 3:0 | GP6_FN [3:0] | 0000 |  |
| $\begin{aligned} & \text { R16446 } \\ & \text { (403Eh) } \end{aligned}$ <br> GPIO7 Control | 3:0 | GP7_FN [3:0] | 0000 |  |
| $\begin{aligned} & \hline \text { R16447 } \\ & \text { (403Fh) } \\ & \text { GPIO8 Control } \end{aligned}$ | 3:0 | GP8_FN [3:0] | 0000 |  |
| R16448 <br> (4040h) <br> GPIO9 Control | 3:0 | GP9_FN [3:0] | 0000 |  |
| R16449 <br> (4041h) <br> GPIO10 <br> Control | 3:0 | GP10_FN [3:0] | 0000 |  |
| R16450 <br> (4042h) <br> GPIO11 <br> Control | 3:0 | GP11_FN [3:0] | 0000 |  |
| R16451 <br> (4043h) <br> GPIO12 <br> Control | 3:0 | GP12_FN [3:0] | 0000 |  |

Table 57 GPIO Function Select Registers

Note that GPIO input functions $2 \mathrm{~h}, 3 \mathrm{~h}, 4 \mathrm{~h}, 5 \mathrm{~h}$ and 6 h are edge-triggered only. The associated state transition(s) are scheduled only when a rising or falling edge is detected on the respective GPIO pin. At other times, it is possible that other state transition events may cause a state transition regardless of the state of the GPIO input. See Section 11.3 for details of all the state transition events.

### 21.4 GPIO INTERRUPTS

Each GPIO pin has an associated interrupt flag, GPn_EINT, in Register R16405 (4015h). Each of these secondary interrupts triggers a primary GPIO Interrupt, GP_INT (see Section 23). This can be masked by setting the mask bit(s) as described in Table 58.

See Section 28 and Section 29 for a definition of the register bit positions applicable to each GPIO.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16405 <br> (4015h) <br> Interrupt Status <br> 5 | $15: 0$ | GPn_EINT | GPIO interrupt. <br> (Trigger is controlled by GPn_INT_MODE) <br> Note: Cleared when a '1' is written. |
| R16413 <br> (401Dh) <br> Interrupt Status <br> 5 Mask |  |  | IM_GPn_EINT |$\quad$| Interrupt mask. |
| :--- |
| $0=$ Do not mask interrupt. |
| $1=$ Mask interrupt. |
| Default value is 1 (masked) |

## Table 58 GPIO Interrupts

## 22 SYSTEM STATUS LED DRIVERS

### 22.1 GENERAL DESCRIPTION

The WM8325 provides two System Status LED Drivers. These are digital outputs intended for driving LEDs directly. The LED outputs can be assigned to indicate OTP Program status or Power State status. They can also be commanded directly via register control, in order to provide any other required functionality.

### 22.2 LED DRIVER CONTROL

LED Drivers are configurable in the ON and SLEEP power states only. The functionality of the LED Drivers is controlled by the LEDn SRC register bits, as described in Table 59.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16460 } \\ & \text { (404Ch) } \end{aligned}$ <br> Status LED1 | 15:14 | $\begin{aligned} & \text { LED1_SRC } \\ & \text { [1:0] } \end{aligned}$ | 11 | LED1 Source <br> (Selects the LED1 function.) $00=\text { Off }$ <br> 01 = Power State Status <br> 10 = Reserved <br> 11 = Manual Mode <br> Note - LED1 also indicates completion of OTP Auto Program |
| R16461 <br> (404Dh) <br> Status LED2 | 15:14 | $\begin{aligned} & \text { LED2_SRC } \\ & \text { [1:0] } \end{aligned}$ | 11 | LED2 Source <br> (Selects the LED2 function.) $00 \text { = Off }$ <br> 01 = Power State Status <br> $10=$ Reserved <br> 11 = Manual Mode <br> Note - LED2 also indicates an OTP <br> Auto Progam Error condition |

Table 59 System Status LED Control

### 22.2.1 OTP PROGAM STATUS

The LED drivers indicate the status of the OTP Auto Program function, where the contents of the external InstantConfig ${ }^{\text {TM }}$ EEPROM (ICE) memory are automatically programmed into the OTP. See Section 14.6.3 for further details of the OTP Auto Program function.

When the OTP Auto Program function is executed, the System Status LED drivers follow the functionality defined in Table 60.

| LED DRIVER | DESCRIPTION | DRIVE MODE | LED 'ON' <br> TIME | ON:OFF <br> DUTY CYCLE |
| :--- | :--- | :--- | :--- | :--- |
| LED1 | OTP Auto Program <br> Complete | Constant | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| LED2 | OTP Auto Progam Error | Constant | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |

Table 60 System Status LED Outputs - OTP Program Status

The OTP Program Status LED outputs will continue until a Device Reset.
Note that the OTP Program Status is always indicated via the LED outputs, regardless of the LEDn_SRC register fields.

### 22.2.2 POWER STATE STATUS

Setting LEDn_SRC $=01$ configures the associated LED to indicate Power State status. Under this selection, four different conditions may be indicated, as defined in Table 61.

| LED DRIVER | DESCRIPTION | DRIVE MODE | LED 'ON' <br> TIME | ON:OFF <br> DUTY CYCLE |
| :--- | :--- | :--- | :--- | :--- |
| LED1 or <br> LED2 | Power Sequence Failure | Pulsed sequence <br> (4 pulses) | 1 s | $1: 1$ |
|  | PVDD Low | Continuous <br> pulsed | 250 ms | $1: 3$ |
|  | ON state | Constant | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
|  | SLEEP state | Continuous <br> pulsed | 250 ms | $1: 7$ |

Table 61 System Status LED Outputs - Power State Status

If more than one of the conditions listed occurs simultaneously, then the LED output pattern is controlled by the condition in the highest position within the list above.

For example, if the PVDD Low condition occurs while in the ON or SLEEP states, then the LED output follows the pattern defined for the PVDD Low condition.

The PVDD Low indication is asserted if PVDD is less than the user-selectable threshold SYSLO_THR, as described in Section 24.4.

Note that, in the case of Power Sequence Failure, the transition to OFF occurs after the 4 LED pulses have been emitted.

### 22.2.3 MANUAL MODE

Setting LEDn_SRC = 11 configures the associated LED to operate in Manual Mode, which is configured using additional register fields.

In Manual Mode, the LED output can be commanded as Off, On (Constant), Continuous Pulsed or Pulsed Sequence. The selected operation is determined by the LEDn_MODE registers as described in Table 62.

In Continuous Pulsed mode and Pulsed Sequence mode, the 'On' time and the Duty Cycle can be configured using the LEDn_DUR and LEDn_DUTY_CYC registers respectively.

In Pulsed Sequence mode, the number of pulses in the sequence can be selected using the LEDn_SEQ_LEN register. On completion of the commanded number of pulses, the LED remains off until LEDn_MODE or LEDn_SRC is changed to another value.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16460 <br> (404Ch) <br> Status LED1 | 9:8 | $\begin{aligned} & \text { LED1_MODE } \\ & \text { [1:0] } \end{aligned}$ | 00 | LED1 Mode <br> (Controls LED1 in Manual Mode only.) <br> $00=$ Off <br> 01 = Constant <br> $10=$ Continuous Pulsed <br> 11 = Pulsed Sequence |
|  | 5:4 | $\begin{aligned} & \text { LED1_SEQ_LE } \\ & \text { N [1:0] } \end{aligned}$ | 10 | LED1 Pulse Sequence Length (when LED1_MODE = Pulsed Sequence) <br> $00=1$ pulse <br> $01=2$ pulses <br> $10=4$ pulses <br> $11=7$ pulses |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 3:2 | $\begin{aligned} & \text { LED1_DUR } \\ & \text { [1:0] } \end{aligned}$ | 01 | LED1 On time <br> (when LED1_MODE = Continuous <br> Pulsed or Pulsed Sequence) <br> $00=1$ second <br> $01=250 \mathrm{~ms}$ <br> $10=125 \mathrm{~ms}$ <br> $11=62.5 \mathrm{~ms}$ |
|  | 1:0 | $\begin{aligned} & \text { LED1_DUTY_C } \\ & \text { YC [1:0] } \end{aligned}$ | 10 | LED1 Duty Cycle (On:Off ratio) (when LED1_MODE = Continuous Pulsed or Pulsed Sequence) $\begin{aligned} & 00=1: 1(50 \% \text { on }) \\ & 01=1: 2:(33.3 \% \text { on }) \\ & 10=1: 3(25 \% \text { on }) \\ & 11=1: 7(12.5 \% \text { on }) \end{aligned}$ |
| $\begin{aligned} & \text { R16461 } \\ & \text { (404Dh) } \end{aligned}$ <br> Status LED2 | 9:8 | $\begin{aligned} & \text { LED2_MODE } \\ & \text { [1:0] } \end{aligned}$ | 00 | LED2 Mode <br> (Controls LED2 in Manual Mode only.) $\begin{aligned} & 00=\text { Off } \\ & 01=\text { Constant } \\ & 10=\text { Continuous Pulsed } \\ & 11=\text { Pulsed Sequence } \end{aligned}$ |
|  | 5:4 | $\begin{aligned} & \text { LED2_SEQ_LE } \\ & N[1: 0] \end{aligned}$ | 10 | LED2 Pulse Sequence Length (when LED2_MODE = Pulsed Sequence) <br> $00=1$ pulse <br> $01=2$ pulses <br> $10=4$ pulses <br> $11=7$ pulses |
|  | 3:2 | $\begin{aligned} & \text { LED2_DUR } \\ & {[1: 0]} \end{aligned}$ | 01 | LED2 On time <br> (when LED2_MODE = Continuous <br> Pulsed or Pulsed Sequence) $\begin{aligned} & 00=1 \text { second } \\ & 01=250 \mathrm{~ms} \\ & 10=125 \mathrm{~ms} \\ & 11=62.5 \mathrm{~ms} \end{aligned}$ |
|  | 1:0 | $\begin{aligned} & \text { LED2_DUTY_C } \\ & \text { YC [1:0] } \end{aligned}$ | 10 | LED2 Duty Cycle (On:Off ratio) <br> (when LED2_MODE = Continuous <br> Pulsed or Pulsed Sequence) $\begin{aligned} & 00=1: 1(50 \% \text { on }) \\ & 01=1: 2:(33.3 \% \text { on }) \\ & 10=1: 3(25 \% \text { on }) \\ & 11=1: 7(12.5 \% \text { on }) \end{aligned}$ |

Table 62 System Status LED Outputs - Manual Mode Control

### 22.3 LED DRIVER CONNECTIONS

The recommended connection for System Status LEDs is illustrated in Figure 23. The LED outputs are referenced to the PVDD power domain. A series resistor may be required, depending on the LED characteristics and the PVDD voltage.


Figure 23 System Status LED Connections

## 23 INTERRUPT CONTROLLER

The WM8325 has a comprehensive Interrupt logic capability. The dedicated $\overline{\mathrm{RQ}}$ pin can be used to alert a host processor to selected events or fault conditions. Each of the interrupt conditions can be individually enabled or masked. Following an interrupt event, the host processor should read the interrupt registers in order to determine what caused the interrupt, and take appropriate action if required.

The WM8325 interrupt controller has two levels:
Secondary interrupts indicate a single event in one of the circuit blocks. The event is indicated by setting a register bit. This bit is a latching bit - once it is set, it remains at logic 1 even if the trigger condition is cleared. The secondary interrupts are cleared by writing a logic 1 to the relevant register bit. Note that reading the register does not clear the secondary interrupt.

Primary interrupts are the logical OR of the associated secondary interrupts (usually all the interrupts associated with one particular circuit block). Each of the secondary interrupts can be individually masked or enabled as an input to the corresponding primary interrupt. The primary interrupt register R16400 (4010h) is read-only.

The status of the $\overline{R Q}$ pin reflects the logical NOR of the primary interrupts. A logic 0 indicates that one or more of the primary interrupts is asserted. Each of the primary interrupts can be individually masked or enabled as an input to the IRQ pin output.

The $\overline{\mathrm{IRQ}}$ pin output can either be CMOS driven or Open Drain (integrated pull-up) configuration, as determined by the IRQ_OD register bit. When the $\overline{\mathrm{IRQ}}$ pin is Open Drain, it is actively driven low when asserted; the pull-up causes a logic high output when not asserted. The Open Drain configuration enables multiple devices to share a common Interrupt line with the host processor.

The $\overline{\mathrm{IRQ}}$ pin output can be masked by setting the $I M \_I R Q$ register bit. When the $\overline{\mathrm{IRQ}}$ pin is masked, it is held in the logic 1 (or Open Drain) state regardless of any internal interrupt event.

Note that the secondary interrupt bits are always valid - they are set as normal, regardless of whether the bit is enabled or masked as an input to the corresponding primary interrupt. The primary interrupt bits are set and cleared as normal in response to any unmasked secondary interrupt, regardless of whether the primary interrupt bit is enabled or masked as an input to the $\overline{\mathrm{RQ}}$ pin output.

Note also that if any internal condition is configured to trigger an event other than an Interrupt (eg. the Watchdog timer triggers Reset), these events are always actioned, regardless of the state of any interrupt mask bits.

The $\overline{\mathrm{RQ}}$ pin output is configured using the register bits described in Table 63.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16407 | 1 | IRQ_OD | IRQ pin configuration <br> $(4017 \mathrm{~h})$ |
| IRQ Config |  |  | $0=$ CMOS <br> $1=$ Open Drain (integrated pull-up) |
|  | 0 | IM_IRQ | IRQ pin output mask <br> $0=$ Normal <br>  |
|  |  | $1=I R Q$ output is masked |  |

Table 63 IRQ Pin Configuration


Figure 24 Interrupt Logic

Following the assertion of the $\overline{\mathrm{IRQ}}$ pin to indicate an Interrupt event, the host processor can determine which primary interrupt caused the event by reading the primary interrupt register R16400 (4010h). This register is defined in Section 23.1.

After reading the primary interrupt register, the host processor must read the corresponding secondary interrupt register(s) in order to determine which specific event caused the $\overline{\mathrm{RQ}}$ pin to be asserted. The host processor clears the secondary interrupt bit by writing a logic 1 to that bit.

### 23.1 PRIMARY INTERRUPTS

The primary interrupts are defined in Table 64. These bits are Read Only. They are set when any of the associated unmasked secondary interrupts is set. They can only be reset when all of the associated secondary resets are cleared or masked.

Each primary interrupt can be masked. When a mask bit is set, the corresponding primary interrupt is masked and does not cause the $\overline{\mathrm{RQ}}$ pin to be asserted. The primary interrupt bits in R16408 (4018h) are valid regardless of whether the mask bit is set. The primary interrupts are all masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| R16400 <br> (4010h) <br> System Interrupts | 15 | PS_INT | Power State primary interrupt <br> $0=$ No interrupt <br> 1 = Interrupt is asserted |
|  | 14 | TEMP_INT | Thermal primary interrupt $\begin{aligned} & 0=\text { No interrupt } \\ & 1=\text { Interrupt is asserted } \end{aligned}$ |
|  | 13 | GP_INT | GPIO primary interrupt <br> $0=$ No interrupt <br> $1=$ Interrupt is asserted |
|  | 12 | ON_PIN_INT | ON Pin primary interrupt <br> $0=$ No interrupt <br> 1 = Interrupt is asserted |
|  | 11 | WDOG_INT | Watchdog primary interrupt $\begin{aligned} & 0=\text { No interrupt } \\ & 1=\text { Interrupt is asserted } \end{aligned}$ |
|  | 8 | AUXADC_INT | AUXADC primary interrupt <br> $0=$ No interrupt <br> 1 = Interrupt is asserted |
|  | 7 | PPM_INT | Power Path Management primary interrupt |


| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 0=\text { No interrupt } \\ & 1=\text { Interrupt is asserted } \end{aligned}$ |
|  | 5 | RTC_INT | Real Time Clock and Crystal Oscillator primary interrupt <br> $0=$ No interrupt <br> 1 = Interrupt is asserted |
|  | 4 | OTP_INT | OTP Memory primary interrupt <br> $0=$ No interrupt <br> 1 = Interrupt is asserted |
|  | 1 | HC_INT | High Current primary interrupt <br> $0=$ No interrupt <br> 1 = Interrupt is asserted |
|  | 0 | UV_INT | Undervoltage primary interrupt $0=$ No interrupt <br> 1 = Interrupt is asserted |
| R16408 <br> (4018h) <br> System <br> Interrupts <br> Mask | 15 | IM_PS_INT | Interrupt mask. <br> $0=$ Do not mask interrupt. 1 = Mask interrupt. Default value is 1 (masked) |
|  | 14 | IM_TEMP_INT | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1 \text { = Mask interrupt. } \\ & \text { Default value is } 1 \text { (masked) } \end{aligned}$ |
|  | 13 | IM_GP_INT | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1=\text { Mask interrupt. } \end{aligned}$ $\text { Default value is } 1 \text { (masked) }$ |
|  | 12 | IM_ON_PIN_INT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 11 | IM_WDOG_INT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 8 | IM_AUXADC_INT | Interrupt mask. <br> $0=$ Do not mask interrupt. 1 = Mask interrupt. Default value is 1 (masked) |
|  | 7 | IM_PPM_INT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 5 | IM_RTC_INT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 4 | IM_OTP_INT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 1 | IM_HC_INT | Interrupt mask. 0 = Do not mask interrupt. |


| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
|  |  |  | 1 = Mask interrupt. <br>  <br>  |
|  | 0 | Default value is 1 (masked) |  |$|$| Interrupt mask. |
| :--- |
|  |

Table 64 Primary Interrupt Status and Mask Bits

### 23.2 SECONDARY INTERRUPTS

The following sections define the secondary interrupt status and control bits associated with each of the primary interrupt bits defined in Table 64.

### 23.2.1 POWER STATE INTERRUPT

The primary PS_INT interrupt comprises three secondary interrupts as described in Section 11.4. The secondary interrupt bits are defined in Table 65.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt event is masked and does not trigger a PS_INT interrupt. The secondary interrupt bits in R16402 (4012h) are valid regardless of whether the mask bit is set. The secondary interrupts are all masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| R16402 (4012h) <br> Interrupt Status 2 | 2 | PS_POR_EINT | Power On Reset interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 1 | PS_SLEEP_OFF_EINT | SLEEP or OFF interrupt (Power state transition to SLEEP or OFF states) <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 0 | PS_ON_WAKE_EINT | ON or WAKE interrupt (Power state transition to ON state) <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
| $\begin{aligned} & \text { R16410 } \\ & \text { (401Ah) } \\ & \text { Interrupt Status } \\ & 2 \text { Mask } \end{aligned}$ | 2 | IM_PS_POR_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 1 | IM_PS_SLEEP_OFF_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 0 | IM_PS_ON_WAKE_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |

Table 65 Power State Interrupts

### 23.2.2 THERMAL INTERRUPTS

The primary TEMP_INT interrupt comprises a single secondary interrupt as described in Section 26. The secondary interrupt bit is defined in Table 66.

The secondary interrupt can be masked. When the mask bit is set, the corresponding interrupt event is masked and does not trigger a TEMP_INT interrupt. The secondary interrupt bit in R16401 (4011h) is valid regardless of whether the mask bit is set. The secondary interrupt is masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16401 | 1 | TEMP_THW_CINT | $\begin{array}{l}\text { Thermal Warning interrupt } \\ \text { (Rising and Falling Edge triggered) } \\ \text { Interrupt Status } \\ 1\end{array}$ |
|  |  |  | Note: Cleared when a ' 1 ' is written. |$]$| R16410 |
| :--- |
| $4019 \mathrm{~h})$ |
| Interrupt Status <br> 1 Mask |

Table 66 Thermal Interrupts

### 23.2.3 GPIO INTERRUPTS

The primary GP_INT interrupt comprises sixteen secondary interrupts as described in Section 21.4. The secondary interrupt bits are defined in Table 67.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt event is masked and does not trigger a GP_INT interrupt. The secondary interrupt bits in R16405 ( 4015 h ) are valid regardless of whether the mask bit is set. The secondary interrupts are all masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :--- | :--- | :--- |
| R16405 | $15: 0$ | GPn_EINT | GPIO interrupt. <br> (4015h) <br> (Trigger is controlled by <br> Interrupt Status <br> 5 |
|  |  |  | GPn_INT_MODE) <br> Note: Cleared when a '1' is written. |
| R16413 <br> $(401 D h)$ <br> Interrupt Status <br> 5 Mask |  | $15: 0$ | IM_GPn_EINT |
| Note: $n$ is a number between 1 and 12 that identifies the individual GPIO. |  |  |  |

Table 67 GPIO Interrupts

### 23.2.4 ON PIN INTERRUPTS

The primary ON_PIN_INT interrupt comprises a single secondary interrupt as described in Section 11.6. The secondary interrupt bit is defined in Table 68.

The secondary interrupt can be masked. When the mask bit is set, the corresponding interrupt event is masked and does not trigger an ON_PIN_INT interrupt. The secondary interrupt bit in R16401 ( 4011 h ) is valid regardless of whether the mask bit is set. The secondary interrupt is masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16401 <br> $(4011 \mathrm{~h})$ <br> Interrupt Status <br> 1 | 12 | ON_PIN_CINT | ON pin interrupt. <br> (Rising and Falling Edge triggered) <br> Note: Cleared when a '1' is written. |
| R16409 <br> $(4019 \mathrm{~h})$ | 12 | IM_ON_PIN_CINT | Interrupt mask. <br> Interrupt Status <br> 1 Mask |
|  |  |  | 0 Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |

Table 68 ON Pin Interrupt

### 23.2.5 WATCHDOG INTERRUPTS

The primary WDOG_INT interrupt comprises a single secondary interrupt as described in Section 25. The secondary interrupt bit is defined in Table 69.

The secondary interrupt can be masked. When the mask bit is set, the corresponding interrupt event is masked and does not trigger a WDOG_INT interrupt. The secondary interrupt bit in R16401 ( 4011 h ) is valid regardless of whether the mask bit is set. The secondary interrupt is masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16401 | 11 | WDOG_TO_EINT | Watchdog timeout interrupt. <br> (2011h) <br> (Rising Edge triggered) <br> Interrupt Status <br> 1 |
|  |  |  | Note: Cleared when a '1' is written. |
| R16409 | 11 | IM_WDOG_TO_EINT | Interrupt mask. <br> $(4019 \mathrm{~h})$ |
| Interrupt Status <br> 1 Mask |  |  | 0 Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |

Table 69 Watchdog Timer Interrupts

### 23.2.6 AUXADC INTERRUPTS

The primary AUXADC_INT interrupt comprises five secondary interrupts as described in Section 18.5. The secondary interrupt bits are defined in Table 70.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt event is masked and does not trigger a AUXADC_INT interrupt. The secondary interrupt bits in R16401 (4011h) are valid regardless of whether the mask bit is set. The secondary interrupts are all masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| R16401(4011h)Interrupt Status1 | 8 | AUXADC_DATA_EINT | AUXADC Data Ready interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 7:4 | AUXADC_DCOMPn_EINT | AUXADC Digital Comparator $n$ interrupt <br> (Trigger is controlled by DCMPn_GT) <br> Note: Cleared when a ' 1 ' is written. |
| R16409 (4019h) Interrupt Status 1 Mask | 8 | IM_AUXADC_DATA_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 7:4 | IM_AUXADC_DCOMPn_EI NT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
| Note: $n$ is a number between 1 and 4 that identifies the individual Comparator. |  |  |  |

Table 70 AUXADC Interrupts

### 23.2.7 POWER PATH MANAGEMENT INTERRUPTS

The primary PPM_INT interrupt comprises a single secondary interrupt as described in Section 17.2. The secondary interrupt bit is defined in Table 71.

The secondary interrupt can be masked. When the mask bit is set, the corresponding interrupt event is masked and does not trigger a PPM_INT interrupt. The secondary interrupt bit in R16401 (4011h) are valid regardless of whether the mask bit is set. The secondary interrupt is masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16401 | 15 | PPM_SYSLO_EINT | Power Path SYSLO interrupt <br> (Rising Edge triggered) <br> (nterrupt Status <br> 1 |
|  |  |  | Note: Cleared when a '1' is written. |
| R16409 | 15 | IM_PPM_SYSLO_EINT | Interrupt mask. <br> $(4019 \mathrm{~h})$ |
| Interrupt Status <br> 1 Mask |  |  | 0 Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |

Table 71 Power Path Management Interrupts

### 23.2.8 REAL TIME CLOCK AND CRYSTAL OSCILLATOR INTERRUPTS

The primary RTC_INT interrupt comprises four secondary interrupts as described in Section 20.3. The secondary interrupt bits are defined in Table 72.

Each of the secondary interrupts can be masked except for XTAL_TAMPER_EINT, which cannot be masked. When a mask bit is set, the corresponding interrupt event is masked and does not trigger a RTC_INT interrupt. The secondary interrupt bits in R16401 (4011h) and R16404 (4014h) are valid regardless of whether the mask bit is set.

The secondary interrupts are all masked by default, except for XTAL_TAMPER_EINT, which cannot be masked.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16401 } \\ & (4011 \mathrm{~h}) \\ & \text { Interrupt Status } \\ & 1 \end{aligned}$ | 3 | RTC_PER_EINT | RTC Periodic interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 2 | RTC_ALM_EINT | RTC Alarm interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
| R16404 <br> (4014h) <br> Interrupt Status <br> 4 | 7 | XTAL_START_EINT | Crystal Oscillator Start Failure interrupt (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 6 | XTAL_TAMPER_EINT | Crystal Oscillator Tamper interrupt <br> (Rising and Falling Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
| $\begin{aligned} & \text { R16409 } \\ & \text { (4019h) } \\ & \text { Interrupt Status } \\ & \text { 1 Mask } \end{aligned}$ | 3 | IM_RTC_PER_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 2 | IM_RTC_ALM_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
| R16412 <br> (401Ch) <br> Interrupt Status 4 Mask | 7 | IM_XTAL_START_EINT | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |

Table 72 Real Time Clock (RTC) and Crystal Oscillator (XTAL) Interrupts

### 23.2.9 OTP MEMORY INTERRUPTS

The primary OTP_INT interrupt comprises two secondary interrupts as described in Section 14.5. The secondary interrupt bits are defined in Table 73.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt event is masked and does not trigger a OTP_INT interrupt. The secondary interrupt bits in R16402 (4012h) are valid regardless of whether the mask bit is set. The secondary interrupts are all masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16402 } \\ & (4012 \mathrm{~h}) \end{aligned}$ <br> Interrupt Status 2 | 5 | OTP_CMD_END_EINT | OTP / ICE Command End interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
|  | 4 | OTP_ERR_EINT | OTP / ICE Command Fail interrupt (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |
| R16410 <br> (401Ah) <br> Interrupt Status <br> 2 Mask | 5 | IM_OTP_CMD_END_EINT | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1 \text { = Mask interrupt. } \\ & \text { Default value is } 1 \text { (masked) } \end{aligned}$ |
|  | 4 | IM_OTP_ERR_EINT | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1 \text { = Mask interrupt. } \\ & \text { Default value is } 1 \text { (masked) } \end{aligned}$ |

Table 73 OTP Memory Interrupts

### 23.2.10 HIGH CURRENT INTERRUPTS

The primary HC_INT interrupt comprises two secondary interrupts as described in Section 15.12. The secondary interrupt bits are defined in Table 74.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt event is masked and does not trigger a HC_INT interrupt. The secondary interrupt bits in R16404 (4014h) are valid regardless of whether the mask bit is set. The secondary interrupts are all masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16404 <br> (4014h) <br> Interrupt Status <br> 4 | 9 | HC_DC2_EINT | DC-DC2 High Current interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |
|  | 8 | HC_DC1_EINT | DC-DC1 High Current interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |
| R16412 <br> $(401 \mathrm{Ch})$ <br> Interrupt Status <br> 4 Mask | 9 | IM_HC_DC2_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |
|  | 8 | IM_HC_DC1_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |

Table 74 Overcurrent Interrupts

### 23.2.11 UNDERVOLTAGE INTERRUPTS

The primary UV_INT interrupt comprises fourteen secondary interrupts as described in Section 15.12). The secondary interrupt bits are defined in Table 75.

Each of the secondary interrupts can be masked. When a mask bit is set, the corresponding interrupt event is masked and does not trigger a UV_INT interrupt. The secondary interrupt bits in R16403 (4013h) and R16404 (4014h) are valid regardless of whether the mask bit is set. The secondary interrupts are all masked by default.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16403 <br> $(4013 \mathrm{~h})$ <br> Interrupt Status <br> 3 | $9: 0$ | UV_LDOn_EINT | LDOn Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |
| R16404 <br> $(4014 \mathrm{~h})$ <br> Interrupt Status <br> 4 | $3: 0$ | UV_DCm_EINT | DC-DCm Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |
| R16411 <br> $(401 B h)$ <br> Interrupt Status <br> 3 Mask | $9: 0$ | IM_UV_LDOn_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |
| R16412 <br> (401Ch) <br> Interrupt Status <br> 4 Mask | $3: 0$ | IM_UV_DCm_EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |
| Notes: <br> $1 . \quad n$ is a number between 1 and 10 that identifies the individual LDO Regulator (LDO1-LDO10). <br> 2. <br> $m$ is a number between 1 and 4 that identifies the individual DC-DC Converter (DC1-DC4). |  |  |  |

[^1]
## 24 RESETS AND SUPPLY VOLTAGE MONITORING

### 24.1 RESETS

The WM8325 provides hardware and software monitoring functions as inputs to a Reset management system. These functions enable the device to take appropriate action when power supplies are critically low or if a hardware or software fault condition is detected.

There are different levels of Resets, providing different response mechanisms according to the condition that caused the Reset event. Where applicable, the WM8325 will automatically return to the ON state and resume normal operation as quickly as possible following a Reset.

A System Reset occurs in the event of a Power Sequence Failure, Device overtemperature, PVDD undervoltage, Software 'OFF' request or VPMIC (LDO12) undervoltage condition. Under these conditions, the WM8325 asserts the RESET pin and transitions to the OFF state. In the case of VPMIC undervoltage, the WM8325 enters the BACKUP state. The contents of the Register map are not reset under System Reset conditions.

A Device Reset occurs in the event of a Watchdog Timeout, Hardware Reset request or Converter (LDO or DC-DC) Undervoltage condition. Under these conditions, the WM8325 asserts the RESET pin and transitions to the OFF state. The contents of the Register map are cleared to default values, except for the RTC and software scratch registers, which are maintained. The WM8325 will automatically return to the ON state after performing the Device Reset.

A Software Reset occurs when any value is written to Register 0000h, as described in Section 12.5 . In this event, the WM8325 asserts the RESET pin and transitions to the OFF state. The Register map contents may or may not be affected, depending on the value of the SW_RESET_CFG field. See Section 24.3 for further details of Software Reset configuration. The WM8325 will automatically return to the ON state after performing the Software Reset.

A Power-On Reset occurs when the supply voltage is less than the Power-On Reset threshold, as described in Section 24.4. In this event, the WM8325 is forced into the NO POWER state, as described in Section 11.2. All the contents of the Register map are lost in the NO POWER state.

A summary of the WM8325 Resets is contained in Table 76 .

| RESET TYPE | RESET CONDITION | DESCRIPTION | RESPONSE | AUTOMATIC RECOVERY |
| :---: | :---: | :---: | :---: | :---: |
| System Reset | Power Sequence Failure | DC Converters, LDOs or CLKOUT circuits have failed to start up within the permitted time. <br> See Section 11.3. | Assert RESET pin. <br> Select OFF state. <br> If the Reset Condition is VPMIC (LDO12) undervoltage, then the WM8325 enters the BACKUP state. | No |
|  | Device overtemperature | An overtemperature condition has been detected. See Section 26. |  | No |
|  | PVDD undervoltage (1) | PVDD is less than the userselectable threshold SYSLO_THR and SYSLO_ERR_ACT is configured to select OFF in this condition. See Section 24.4. |  | No |
|  | PVDD undervoltage (2) | PVDD is less than the SHUTDOWN voltage. See Section 24.4. |  | No |
|  | Software OFF request | OFF has been commanded by writing CHIP_ON $=0$. <br> See Section 11.3 |  | No |
|  | VPMIC (LDO12) undervoltage | The WM8325 supply voltage is less than the System Reset threshold. See Section 24.4. |  | No |
| Device Reset | Watchdog timeout | Watchdog timer has expired and the selected response is to generate a Device Reset. <br> See Section 25. | Assert $\overline{\text { RESET }}$ pin. <br> Shutdown and restart the WM8325. <br> Reset Register map | Yes |
|  | Hardware Reset | The RESET pin has been pulled low by an external source. <br> See Section 24.2. | (Note the RTC and software scratch registers are not reset.) | Yes |
|  | Converter (LDO or DCDC) Undervoltage | An undervoltage condition has been detected and the selected response is "Shut down system (Device Reset)" See Section 15. |  | Yes |
| Software Reset | Software Reset | Software Reset has been commanded by writing to Register 0000h. See Section 12.5. | Assert RESET pin. <br> Shutdown and restart the WM8325. <br> See Section 24.3 for configurable options regarding the Register Map contents. | Yes |
| Power On Reset | Power On Reset | The WM8325 supply voltage is less than the Power-On Reset (POR) threshold. See Section 24.4 | The WM8325 is in the NO POWER state. <br> All register contents are lost. | No |

Table 76 Resets Summary

In the cases where Automatic Recovery is supported (as noted in Table 76 ), the WM8325 will re-start the WM8325 following the Reset, and return the device to the ON state. The particular Reset condition which caused the return to the ON state will be indicated in the "ON Source" register - see Section 11.3.

Note that, if a Watchdog timeout or Converter undervoltage fault persists, a maximum of 6 Device Resets will be attempted to initiate the start-up sequence. Similarly, a maximum of 6 Software Resets is permitted. If these limits are exceeded, the WM8325 will remain in the OFF state until the next valid ON state transition event occurs.

The WM8325 asserts the RESET low as soon as the device begins the shutdown sequence. $\overline{\text { RESET }}$ is held low for the duration of the shutdown sequence and is held low in the OFF state. In the cases where Automatic Recovery is supported, RESET is automatically cleared (high) after successful completion of the startup sequence. The duration of the RESET low period after the startup sequence has completed is governed by the RST_DUR register field described in Section 11.7.

### 24.2 HARDWARE RESET

A Hardware Reset is triggered when an external source pulls the RESET pin low. Under this condition, the WM8325 transitions to the OFF state. The contents of the Register map are cleared to default values, except for the RTC and software scratch registers, which are maintained. The WM8325 will then automatically schedule an ON state transition to resume normal operation.

If the external source continues to pull the RESET pin low, then the WM8325 cannot fully complete the ON state transition following the Hardware Reset. In this case, the WM8325 will mask the external reset for up to 32 seconds. If the RESET pin is released (ie. it returns to logic '1') during this time, then the ON state transition is completed and the Hardware Reset input is valid again from this point. If the RESET pin is not released, then the WM8325 will force an OFF condition on expiry of the 32 seconds timeout. Recovery from this forced OFF condition cannot occur until the external reset condition is de-asserted, followed by a valid ON event. If an ON event occurs before the external reset is de-asserted, then start-up will be attempted, but the transition will be unsuccessful, causing a return to the OFF state.

It is possible to mask the RESET pin input in the SLEEP state by setting the RST_SLP_MSK register bit as described in Section 11.7.

### 24.3 SOFTWARE RESET

A Software Reset is triggered by writing to Register 0000h, as described in Section 12.5. In this event, the WM8325 asserts the RESET pin and transitions to the OFF state. If the Reset occurred in the ON state, then the WM8325 will automatically return to the ON state following the Reset.

The SWRST_DLY register field determines whether a time delay is applied between the Software Reset command and the resultant shutdown and start-up sequences. When the SWRST_DLY bit is set, the programmable time delay PWRSTATE_DLY is applied before commencing the shutdown sequence.

The timing of the Software Reset is illustrated in Figure 25. See Section 11.3 for a definition of the PWRSTATE_DLY register.

The SW_RESET_CFG register field determines if the Register Map is reset under a Software Reset condition.

Note that the SW_RESET_CFG control register is locked by the WM8325 User Key. This register can only be changed by writing the appropriate code to the Security register, as described in Section 12.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16387 <br> (4003h) <br> Power State | 9 | SWRST_DLY | 0 | Software Reset Delay <br> $0=$ No delay <br> 1 = Software Reset is delayed by <br> PWRSTATE_DLY following the Software <br> Reset command |
| R16390 <br> (4006h) <br> Reset <br> Control | 10 | $\begin{aligned} & \text { SW_RESET_C } \\ & \text { FG } \end{aligned}$ | 1 | Software Reset Configuration. <br> Selects whether the register map is reset to default values when Software Reset occurs. <br> $0=$ All registers except RTC and Software <br> Scratch registers are reset by Software <br> Reset <br> 1 = Register Map is not affected by Software <br> Reset <br> Protected by user key |

Table 77 Software Reset Configuration

The timing details of the Software Reset are illustrated in Figure 25.


Figure 25 Software Reset Timing

### 24.4 SUPPLY VOLTAGE MONITORING

The WM8325 includes a number of mechanisms to prevent the system from starting up, or to force it to shut down, when the power sources are critically low.

The internal regulator LDO12 is powered from an internal domain equivalent to PVDD and generates an internal supply (VPMIC) to support various "always-on" functions. In the absence of the PVDD supply, LDO12 can be powered from a backup battery. (Note that PVDD is not maintained by the backup battery.) The VPMIC monitoring function controls the Power-On Reset circuit, which sets the threshold below which the WM8325 cannot operate.

The operation of the VPMIC monitoring circuit is illustrated in Figure 26. The internal signal PORRST is governed by the $\mathrm{V}_{\text {POR }}$ thresholds. These determine when the WM8325 is kept in the NO POWER state. The internal signal PMICRST is governed by the $\mathrm{V}_{\text {RES }}$ thresholds. These determine when the WM8325 is kept in the BACKUP state.

The VPMIC monitoring thresholds illustrated in Figure 26 are fixed. The voltage levels are defined in the Electrical Characteristics - see Section 7.3.


Figure 26 VPMIC Monitoring

The operation of the PVDD monitoring circuit is illustrated in Figure 27. The $\mathrm{V}_{\text {Shutdown }}$ threshold is the voltage below which the WM8325 forces an OFF transition. This threshold voltage is fixed and is defined in the Electrical Characteristics - see Section 7.3.

The $\mathrm{V}_{\text {SYsok }}$ threshold is the level at which the internal signal SYSOK is asserted. Any ON request will be inhibited if SYSOK is not set. The V Srsok threshold can be set using the SYSOK_THR register field in accordance with the minimum voltage requirements of the application. Note that a hysteresis margin is added to the SYSOK_THR setting; see Section 7.3 for details.

The $\mathrm{V}_{\text {SYSLo }}$ threshold is the level at which the internal signal SYSLO is asserted. This indicates a PVDD undervoltage condition, at which a selectable response can be initiated. The $\mathrm{V}_{\text {SYsLo }}$ threshold can be set using the SYSLO_THR register field. The action taken under this undervoltage condition is selected using the SYSLO_ERR_ACT register field, as defined in Table 78. An Interrupt event is associated with the SYSLO condition - see Section 17.2.

The SYSLO status can be read from the SYSLO_STS register bit. This bit is asserted when PVDD is below the SYSLO threshold.

The WM8325 can also indicate the status of the SYSOK signal via a GPIO pin configured as a "PVDD Good" output (see Section 21). A GPIO pin configured as "PVDD Good" output will be asserted when the PVDD is above the SYSOK threshold.


Figure 27 PVDD Monitoring

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| R16385 <br> (4001h) <br> PVDD <br> Control | 15:14 | $\begin{aligned} & \text { SYSLO_ERR_ } \\ & \text { ACT } \end{aligned}$ | 00 | SYSLO Error Action <br> Selects the action taken when SYSLO is asserted $\begin{aligned} & 00=\text { Interrupt } \\ & 01=\text { WAKE transition } \\ & 10=\text { Reserved } \\ & 11=\text { OFF transition } \end{aligned}$ |
|  | 11 | SYSLO_STS | 0 | SYSLO Status <br> 0 = Normal <br> 1 = PVDD is below SYSLO threshold |
|  | 6:4 | $\begin{aligned} & \text { SYSLO_THR } \\ & {[2: 0]} \end{aligned}$ | 010 | SYSLO threshold (falling PVDD) <br> This is the falling PVDD voltage at which SYSLO will be asserted $\begin{aligned} & 000=2.8 \mathrm{~V} \\ & 001=2.9 \mathrm{~V} \end{aligned}$ $111=3.5 \mathrm{~V}$ |
|  | 2:0 | $\begin{aligned} & \text { SYSOK_THR } \\ & \text { [2:0] } \end{aligned}$ | 101 | SYSOK threshold (rising PVDD) <br> This is the rising PVDD voltage at which <br> SYSOK will be asserted $\begin{aligned} & 000=2.8 \mathrm{~V} \\ & 001=2.9 \mathrm{~V} \\ & \ldots \\ & 111=3.5 \mathrm{~V} \end{aligned}$ <br> Note that the SYSOK hysteresis margin is added to these threshold levels. |

Table 78 PVDD Monitoring Control

## 25 WATCHDOG TIMER

The WM8325 includes a Watchdog Timer designed to detect a possible software fault condition where the host processor has locked up. The Watchdog Timer is a free-running counter driven by the internal RC oscillator.

The Watchdog Timer is enabled by default; it can be enabled or disabled by writing to the WDOG_ENA register bit. The Watchdog behaviour in SLEEP is configurable; it can either be set to continue as normal or to be disabled. The Watchdog behaviour in SLEEP is determined by the WDOG_SLPENA bit.

The watchdog timer duration is set using WDOG_TO. The watchdog timer can be halted for debug purposes using the WDOG_DEBUG bit.

The Watchdog reset source is selectable between Software and Hardware triggers. (Note that the deselected reset source has no effect.) If the Watchdog is not reset within a programmable timeout period, this is interpreted by the WM8325 as a fault condition. The Watchdog Timer then either triggers a Device Reset, or issues a WAKE request or raises an Interrupt. This primary action is determined by the WDOG_PRIMACT register field.

If the Watchdog is not reset within a further timeout period of the Watchdog counter, a secondary action is triggered. The secondary action taken at this point is determined by the WDOG_SECACT register field.

The Watchdog reset source is selected using the WDOG_RST_SRC register bit. When Software WDOG reset source is selected, the Watchdog is reset by writing a ' 1 ' to the WDOG_RESET field. When Hardware WDOG reset source is selected, the Watchdog is reset by toggling a GPIO pin that has been configured as a Watchdog Reset Input (see Section 21).

If a Device Reset is triggered by the watchdog timeout, the WM8325 asserts the RESET pin, resets the internal control registers (excluding the RTC) and initiates a start-up sequence. Note that, following a Device Reset, the action taken on subsequent timeout of the Watchdog Timer will be determined by the WDOG_PRIMACT register. If the watchdog timeout fault persists, then a maximum of 6 Device Reset attempts will be made. See Section 24. If the watchdog timeout occurs more than 6 times, the WM8325 will remain in the OFF state until the next valid ON state transition event occurs.

Note that the Watchdog control registers are locked by the WM8325 User Key. These registers can only be changed by writing the appropriate code to the Security register, as described in Section 12.4.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16388 } \\ & \text { (4004h) } \\ & \text { Watchdog } \end{aligned}$ | 15 | WDOG_ENA | 1 | Watchdog Timer Enable <br> 0 = Disabled <br> 1 = Enabled (enables the watchdog; does not reset it) <br> Protected by user key |
|  | 14 | WDOG_DEBU G | 0 | Watchdog Pause <br> 0 = Disabled <br> 1 = Enabled (halts the Watchdog timer for system debugging) <br> Protected by user key |
|  | 13 | $\begin{aligned} & \text { WDOG_RST_S } \\ & \text { RC } \end{aligned}$ | 1 | Watchdog Reset Source <br> 0 = Hardware only <br> 1 = Software only <br> Protected by user key |
|  | 12 | $\begin{aligned} & \text { WDOG_SLPE } \\ & \text { NA } \end{aligned}$ | 0 | Watchdog SLEEP Enable $0 \text { = Disabled }$ <br> 1 = Controlled by WDOG_ENA <br> Protected by user key |
|  | 11 | WDOG_RESE T | 0 | Watchdog Software Reset <br> 0 = Normal <br> 1 = Watchdog Reset (resets the watchdog, <br> if WDOG_RST_SRC = 1) <br> Protected by user key |


| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
|  | 9:8 | $\begin{aligned} & \text { WDOG_SECA } \\ & \text { CT } \end{aligned}$ | 10 | Secondary action of Watchdog timeout (taken after 2 timeout periods) <br> $00=$ No action <br> 01 = Interrupt <br> 10 = Device Reset <br> 11 = WAKE transition <br> Protected by user key |
|  | 5:4 | WDOG_PRIMA CT | 01 | Primary action of Watchdog timeout $00=$ No action <br> $01=$ Interrupt <br> $10=$ Device Reset <br> 11 = WAKE transition <br> Protected by user key |
|  | 2:0 | $\begin{aligned} & \text { WDOG_TO } \\ & {[2: 0]} \end{aligned}$ | 111 | Watchdog timeout period $\begin{aligned} & 000=0.256 \mathrm{~s} \\ & 001=0.512 \mathrm{~s} \\ & 010=1.024 \mathrm{~s} \\ & 011=2.048 \mathrm{~s} \\ & 100=4.096 \mathrm{~s} \\ & 101=8.192 \mathrm{~s} \\ & 110=16.384 \mathrm{~s} \\ & 111=32.768 \mathrm{~s} \end{aligned}$ <br> Protected by user key |

Table 79 Controlling the Watchdog Timer

The Watchdog timeout interrupt event is indicated by the WDOG_TO_EINT register field. This secondary interrupt triggers a primary Watchdog Interrupt, WDOG_INT (see Section 23). This can be masked by setting the mask bit as described in Table 80.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| R16401 | 11 | WDOG_TO_EINT | Watchdog timeout interrupt. <br> (Rising Edge triggered) <br> (4011h) <br> Interrupt Status <br> 1 |
|  |  |  | Note: Cleared when a '1' is written. |
| R16409 | 11 | IM_WDOG_TO_EINT | Interrupt mask. <br> $(4019 \mathrm{~h})$ |
| Interrupt Status <br> 1 Mask |  |  | 0 Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |

Table 80 Watchdog Timer Interrupts

## 26 TEMPERATURE SENSING

The WM8325 provides temperature monitoring as status information and also for self-protection of the device. Temperature monitoring is always enabled in the ON and SLEEP states.

The thermal warning temperature can be set using the THW_TEMP register field. The thermal warning hysteresis ensures that the THW_TEMP is not reset until the device temperature has dropped below the threshold by a suitable margin. The extent of the hysteresis can be selected using the THW_HYST register field.

The Thermal Warning condition can be read using the THW_STS register bit. An overtemperature condition causes the thermal warning interrupt (TEMP_THW_CINT) to be set. The thermal warning interrupt is also set when the overtemperature condition clears, ie. when the device has returned to its normal operating limits.

The thermal shutdown temperature is set at a fixed level. If a thermal shutdown condition is detected whilst in the ON or SLEEP states, then a System Reset is triggered, as described in Section 24.1, forcing a transition to the OFF state.

The temperature sensing circuit is configured and monitored using the register fields described in Table 81.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16386 } \\ & \text { (4002h) } \end{aligned}$ | 3 | THW_HYST | 1 | Thermal Warning hysteresis $\begin{aligned} & 0=8 \text { degrees } C \\ & 1=16 \text { degrees } C \end{aligned}$ |
|  | 1:0 | $\begin{aligned} & \text { THW_TEMP } \\ & {[1: 0]} \end{aligned}$ | 10 | Thermal Warning temperature $00=90$ degrees $C$ <br> $01=100$ degrees $C$ <br> $10=110$ degrees $C$ <br> $11=120$ degrees $C$ |
| $\begin{aligned} & \text { R16397 } \\ & \text { (400Dh) } \end{aligned}$ | 15 | THW_STS | 0 | Thermal Warning status <br> $0=$ Normal <br> 1 = Overtemperature Warning <br> (warning temperature is set by THW_TEMP) |

Table 81 Temperature Sensing Control

The thermal warning interrupt event is indicated by the TEMP_THW_CINT register field. This secondary interrupt triggers a primary Thermal Interrupt, TEMP_INT (see Section 23). This can be masked by setting the mask bit as described in Table 82.

| ADDRESS | BIT | LABEL | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| $\begin{array}{l}\text { R16401 } \\ (4011 \mathrm{~h})\end{array}$ | 1 | TEMP_THW_CINT | $\begin{array}{l}\text { Thermal Warning interrupt } \\ \text { (Rnterrupt Status } \\ 1\end{array}$ |
| Rising and Falling Edge triggered) |  |  |  |
| Note: Cleared when a '1' is written. |  |  |  |$]$| R16410 |
| :--- |
| (4019h) <br> Interrupt Status <br> 1 Mask |

Table 82 Thermal Interrupts

## 27 VOLTAGE AND CURRENT REFERENCES

### 27.1 VOLTAGE REFERENCE (VREF)

The main voltage reference generated by the WM8325 is bonded to the VREFC pin. The accuracy of this reference is optimised by factory-set trim registers.

The voltage reference (VREF) requires an external decoupling capacitor; a 100 nF X5R capacitor is recommended, as noted in Section 30.2. Omitting this capacitor will result in increased noise on the voltage reference; this will particularly affect the analogue LDOs.

The voltage reference circuit includes a low-power mode, which enables power consumption to be minimised where appropriate. The low-power reference mode may lead to increased noise on the voltage reference; this mode should only be selected when minimum power consumption is more important than voltage stability. Note that the Low Power Reference mode is not supported when the Auxiliary ADC function is enabled.

The Low Power Reference mode is enabled when REF_LP register is set. The Low Power Reference mode should only be enabled when the Auxiliary ADC is disabled. Enabling the Low Power Reference mode will lead to a malfunction of the Auxiliary ADC function.

| ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |
| :--- | :---: | :--- | :---: | :--- |
| R16387 | 12 | REF_LP | 0 | Low Power Voltage Reference Control <br> $(4003 \mathrm{~h})$ |
|  |  |  | $0=$ Normal <br> $1=$ Low Power Reference Mode select |  |
|  |  |  | Note that Low Power Reference Mode is <br> only supported when the Auxiliary ADC is <br> disabled. |  |

Table 83 Low Power Voltage Reference Control

### 27.2 CURRENT REFERENCE (IREF)

The Power Management circuits of the WM8325 use an integrated current reference.
This current reference (IREF) requires the connection of an external resistor to the IREFR pin; a $100 \mathrm{k} \Omega(1 \%)$ resistor is recommended, as noted in Section 30.2. The WM8325 will malfunction if this resistor is omitted.

28 REGISTER MAP OVERVIEW


|  |  |  | $\begin{aligned} & F_{0} \\ & F_{1} \\ & \bar{B}_{1} \\ & 0 \\ & 8 \\ & 8 \end{aligned}$ |  | $\overline{7}$ <br> $\vdots$ <br> 8 <br>  <br>  <br>  <br>  <br> 8 <br> 8 |  | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 8 \\ 8 \\ 8 \\ 8 \\ 8 \\ 0 \\ 8 \\ \hline \\ \hline \\ \hline 8 \end{array}$ |  | $\begin{array}{\|l\|} \hline 8 \\ 8 \\ 0 \\ 8 \\ \hline \\ 0 \\ 8 \\ \hline \\ \hline \\ \hline 6 \end{array}$ |  | $\begin{array}{\|l} \hline 8 \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline 8 \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \end{array}$ |  | $\begin{aligned} & 8 \\ & 8 \\ & 0 \\ & 8 \\ & 8 \\ & 0 \\ & 0 \\ & 0 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 0 \\ & 0 \\ & 8 \\ & 8 \\ & \hline 1 \\ & 8 \\ & \hline 1 \\ & \hline 1 \\ & \hline 8 \end{aligned}$ | $\begin{array}{\|l} \hline 8 \\ 8 \\ 0 \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \end{array}$ | $\begin{aligned} & 8 \\ & 8 \\ & 0 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & \hline \end{aligned}$ |  | 8 8 8 8 0 8 8 8 8 |  | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 0 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 8 \\ & 0 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & \hline 8 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \\ & 8 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| － | $\begin{aligned} & \hline \underline{\underline{s}} \\ & \mathbf{3} \\ & \underline{\underline{s}} \\ & \hline \end{aligned}$ | － |  | ［10， | $\begin{array}{\|l\|} \hline \overline{0}_{1} \\ n_{1} \\ 3_{n} \\ s_{1} \\ \hline \end{array}$ |  | － | － |  |  |  |  |  | － |  | － | － | － | $\bigcirc$ | － | － |  |  |  |  |  |  |  |  | － | － | － |
| － | $\begin{aligned} & \hline \underline{\underline{s}} \\ & \mathbf{u}_{1} \\ & \underline{\underline{1}} \\ & \hline \end{aligned}$ |  |  |  |  |  | － | － |  |  |  |  |  | － |  | － | － | － | $\bigcirc$ | － | $\bigcirc$ |  |  |  | $\begin{aligned} & \hline \text { 否 } \\ & N_{2}^{N} \varangle \\ & \sum_{8} \end{aligned}$ |  |  |  |  | － | － | － |
| $\sim$ | － | ｜cı |  |  | $\begin{array}{\|l\|} \hline 0 \\ 0 \\ 15 \\ 3 \\ 3 \\ n_{1} \\ \underline{10} \\ \hline \end{array}$ |  | － | － |  |  |  |  |  | － |  | － | － | － | $\bigcirc$ | － | － |  | $\begin{aligned} & \dot{\ddot{i m}} \\ & \stackrel{\oplus \ddot{E}}{4} \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \frac{3}{1} \\ n_{1} \\ \tilde{y}_{0} \\ \hline \end{array}$ |  |  |  |  | － | － | － |
| m | － |  | － | ¢ ${ }_{8}^{8}$ |  |  | － | － |  |  |  |  |  | － |  | － | － | － | $\bigcirc$ | － | － |  |  | － |  |  |  |  |  | － | － | － |
| ＊ |  |  |  |  | － |  | － | － |  |  |  |  |  | 들 | $\stackrel{\bar{\circ}}{\stackrel{\circ}{i}}$ | － | － | － | － | － | － |  |  |  | $\bigcirc$ |  |  |  |  | － | － | － |
| $\sim$ | $\begin{aligned} & \overline{\underline{s}} \\ & 0 \\ & 0 \\ & \underline{w} \\ & \underline{\underline{w}} \\ & \hline \end{aligned}$ |  |  |  | － |  | － | － |  |  |  |  |  |  | $\begin{array}{\|l} \vec{F}_{1}^{\prime} \\ \hat{u}^{\prime} \end{array}$ | － | － | － | － | － | － | $\begin{aligned} & \underset{\sim}{~} \\ & \stackrel{y}{c} \end{aligned}$ |  | － | － |  |  | $\stackrel{\bar{\circ}}{\stackrel{\rightharpoonup}{4}}$ | $\frac{\dot{H}}{\stackrel{\circ}{y}}$ | － | － | － |
| $\bigcirc$ | － |  | － |  | $\bigcirc$ |  | － | － |  |  |  |  |  |  |  | － | － | － | － | － | － | $\begin{aligned} & \stackrel{4}{4} \\ & \frac{1}{\prime} \\ & \frac{X}{4} \end{aligned}$ | － | $\begin{array}{\|l\|} \hline 0 \\ Q_{1} \\ k_{1} \\ x_{1} \\ x_{1} \\ \hline \end{array}$ | － |  |  | $\begin{aligned} & \mathbf{H}_{\tilde{F}_{1}}^{F_{1}} \\ & \sum_{8}^{\infty} \end{aligned}$ | $\begin{aligned} & \mathbf{u}_{F_{1}}^{F_{1}} \\ & \sum_{8}^{\pi} \end{aligned}$ | － | － | － |
| $\checkmark$ | $\begin{aligned} & \hline \underline{\Sigma} \\ & \sum_{1} \\ & \lambda_{1} \\ & \underline{\underline{n}} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline 0 \\ \sum_{0}^{0} \\ \sum_{0}^{0} \\ 0_{1} \\ y_{1} \\ n_{0} \\ \hline \end{array}$ | － |  |  |  | － | － | $\begin{aligned} & \text { o } \\ & \stackrel{i}{2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 屵 } \\ & \stackrel{\rightharpoonup}{\tilde{m}} \end{aligned}$ | $\begin{aligned} & \bar{i} \\ & \stackrel{i}{\ddot{0}} \end{aligned}$ |  | $\begin{aligned} & \bar{i} \\ & \frac{\dot{e n}}{5} \end{aligned}$ | － |  | － | － | － | － | － | $\bigcirc$ |  | － | － | － |  |  |  |  | － | － | － |
| $\infty$ |  |  | － |  |  |  | － | － | $\begin{aligned} & 0 \\ & \sum_{1}^{0} \\ & x_{1}^{\prime} \\ & 0 \end{aligned}$ |  |  |  |  | － |  | － | － | － | － | － | $\bigcirc$ |  | － | － | $\begin{aligned} & \infty \\ & \sum_{0}^{\infty} \\ & \sum_{0}^{5} \\ & 0 \\ & 0 \end{aligned}$ |  |  |  |  | － | － | － |
| $\square$ | － | － | － | ¢ | $\begin{aligned} & - \\ & \tilde{O}_{1} \\ & 0_{1} \\ & \Sigma_{1} \\ & \Sigma \end{aligned}$ | $\begin{array}{\|l\|} \hline- \\ \hline \mathbf{m}_{1} \\ 0 \\ 0_{0}^{2} \\ \vdots \\ \Sigma^{1} \\ \hline \end{array}$ | － | － |  |  |  |  |  | － |  | － | － | － | － | － | － |  | － | － |  |  |  |  |  | － | － | － |
| $\bigcirc$ | － | － | － | － | － |  | － | － |  |  |  |  |  | $\begin{array}{\|l\|} \hline \text { 备 } \\ \sum_{1} \\ \mathbb{4} \\ \vdots \\ \vdots \\ \underline{k} \\ \hline \end{array}$ | － | － | － | － | $\bigcirc$ | － | － |  | － | － | $\infty$ <br> $\omega$ <br> $\vdots$ <br> 0 <br> 0 <br> 0 <br>  |  |  |  |  | － | － | － |
| － |  |  | － | － | － |  | － | － |  |  |  |  |  | － | － | － | － | － | $\bigcirc$ | － | － |  | － | － | $\sum_{0}^{0}$ |  |  |  |  | － | － | － |
| $\underset{\sim}{\sim}$ | $\begin{array}{\|l\|} \hline z^{1} \\ a^{15} \\ z^{2} \\ \underline{n}^{\prime} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline z^{\prime} \\ \alpha_{1}^{\prime 2} \\ z^{\prime} \\ \underline{1}^{\prime} \\ \hline \end{array}$ | － | － | － | － | － | － |  |  |  |  |  | － | － | － | － | － | $\bigcirc$ | － | － |  | $\begin{array}{\|l\|} \hline \frac{\mu}{1} \\ \stackrel{1}{\omega} \\ x_{1} \\ \frac{1}{4} \\ \hline \end{array}$ | － | － | $\begin{aligned} & \hline 6 \\ & 0 \\ & \sum_{0}^{5} \end{aligned}$ | $\begin{aligned} & \text { E } \\ & \hat{N}^{\prime} \\ & \sum_{0}^{\prime} \end{aligned}$ |  |  | － | － | － |
| $\stackrel{\sim}{\sim}$ |  | － | － | － | － | － | － | － |  |  |  |  |  | － | － | － | － | － | $\bigcirc$ | － | － |  |  | － | － |  |  |  |  | $\bigcirc$ | － | － |
| $\pm$ |  | － | － | － | － | － | － | － |  |  |  |  |  |  | － | － | － | － | $\bigcirc$ | － | － |  |  | － | － |  |  |  |  | $\bigcirc$ | － | － |
| $\stackrel{\square}{\square}$ | $\begin{aligned} & \underline{\Sigma} \\ & \sum_{1} \\ & \Sigma^{\prime} \end{aligned}$ | $\begin{array}{\|l\|} \hline \omega_{1} \\ \sum_{1} \\ \sum_{0}^{2} \\ a_{1} \\ a_{1} \\ a_{1} \\ \hline \end{array}$ | － | － | － | － | － | － |  |  |  |  |  |  | － | － | － | － | － | － | － |  | $\begin{aligned} & s_{1}^{\prime} \\ & y_{1}^{\prime} \end{aligned}$ | － | － |  |  |  |  | $\bigcirc$ | － | － |
|  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { N } \\ & \text { y } \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  | 은 <br> O <br> 0 <br> 0 <br> 0 | E E ㄹ 든 |  |  |  | $\begin{aligned} & \text { ס} \\ & \sum_{0}^{Z} \\ & 0.0 \\ & \ddot{0} \end{aligned}$ |  |  | $\begin{aligned} & \frac{\pi}{8} \\ & 0 \\ & 0 \\ & 0 \\ & \frac{x}{8} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  | O O L ¢ ¢ ¢ |
|  | $\stackrel{\text { ®̈g }}{\text { ® }}$ | $\stackrel{\circ}{\circ}$ | 多 | $\stackrel{\infty}{\text { Ï }}$ | $\begin{aligned} & \text { U } \\ & \text { 号 } \end{aligned}$ | 冐 | $\underset{\sigma}{\underset{\sigma}{w}}$ | $\stackrel{u}{\underset{\sigma}{u}}$ | 尿 | ন্ত্子 | N্ֶ | N్ఞু | 范 | 先 | 䒴 | Ǹ | $\begin{aligned} & \text { º } \\ & \stackrel{\circ}{\circ} \end{aligned}$ | 登 | 氐 | 閭 | $\begin{aligned} & \text { u} \\ & \text { 合 } \end{aligned}$ | 㐫 | 亗 | 范 | 俞 | 弟 | 筞 | 爵 | 器 | $\begin{aligned} & \text { 嫘 } \end{aligned}$ | 皆 | 僉 |
| $\begin{aligned} & \text { 咅 } \\ & \text { d } \\ & 0 . \end{aligned}$ | $\begin{aligned} & \text { ® } \\ & \stackrel{\text { din }}{2} \end{aligned}$ | $\begin{aligned} & \text { ọ } \\ & \text { O- } \end{aligned}$ | $\begin{aligned} & \text { O} \\ & \text { 夏 } \end{aligned}$ | ت্ত্ণ | N్త్ |  | 志 On | $\begin{aligned} & \text { 咠 } \\ & \text { ON } \end{aligned}$ | 誌 On |  | 品 <br> On | $\begin{aligned} & \text { O} \\ & \underset{\sim}{0} \end{aligned}$ |  | $\underset{\underset{A}{\tilde{A}}}{\substack{\text { n }}}$ | $\begin{gathered} \text { Ñ } \\ \text { On } \end{gathered}$ | ※ | $\begin{aligned} & \text { 荷 } \\ & \underset{\sim}{0} \end{aligned}$ |  | $\begin{aligned} & \text { ®ĩ } \\ & \text { On } \end{aligned}$ | $\begin{aligned} & \hat{\underset{U}{\theta}} \end{aligned}$ |  | $\begin{aligned} & \text { జ్త్ } \\ & \text { O} \end{aligned}$ | 器 |  |  |  |  |  | $\begin{aligned} & \text { \% } \\ & \stackrel{y}{6} \end{aligned}$ | $\begin{aligned} & \text { 㩊 } \end{aligned}$ | $\begin{aligned} & \infty \\ & \stackrel{y}{6} \\ & \text { Of } \end{aligned}$ | 踢 |


|  |  |  |  |  |  |  | $\begin{aligned} & 8_{0}^{\circ} \\ & o_{1} \\ & 0_{1} \\ & o_{0} \\ & 0_{1} \\ & \vdots \\ & \vdots \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 8 \\ & 8 \\ & 0_{1} \\ & 8_{1} \\ & 0_{1} \\ & 0_{1} \\ & 8 \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & 3 \\ & 3 \\ & 3 \\ & y_{1} \\ & 3 \\ & 3 \\ & 8 \\ & 8 \\ & 6 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{array}{\|l\|} \hline 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3 \\ 0 \\ 0 \\ 8 \\ 8 \end{array}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| － |  |  |  |  |  |  |  |  |  |  |  |  | － | － | － | － | － | － | － | － |  |  | － | － | $\begin{array}{\|l} \hline \frac{y}{n} \\ 5 \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline \frac{5}{4} \\ 0 \\ 0 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \frac{\Omega}{01} \\ 0 \\ 0 \\ \hline \end{array}$ | $\begin{aligned} & \infty_{1} \\ & 3,1,1 \\ & 3_{1}, 2 \\ & 0 \end{aligned}$ | $\left\|\begin{array}{c} 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 9 \end{array}\right\|$ | 훌 |  |
| － | $\begin{aligned} & \bar{\circ} \mathrm{in} \\ & \hline \end{aligned}$ | $\begin{aligned} & \bar{\circ} \\ & \frac{0}{2} \end{aligned}$ | 휼 | $\begin{aligned} & \bar{\circ} \mathrm{i} \\ & \frac{\stackrel{i}{2}}{7} \end{aligned}$ | $\begin{aligned} & \bar{\circ} \mathrm{i} \\ & \frac{\stackrel{1}{2}}{2} \end{aligned}$ | $\begin{aligned} & \overline{\bar{i}} \\ & \frac{1}{2} \end{aligned}$ | $\begin{aligned} & \bar{\circ} \mathrm{i} \\ & \frac{1}{2} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \stackrel{\rightharpoonup}{i} \\ \hline \end{array}$ | $\begin{aligned} & \text { 윢 } \\ & \frac{1}{2} \end{aligned}$ | $\begin{aligned} & \bar{\circ} \\ & \stackrel{\rightharpoonup}{i} \end{aligned}$ | $\begin{array}{\|l\|l} \stackrel{\circ}{0} \\ \frac{\stackrel{i}{4}}{2} \end{array}$ | $\frac{\bar{i}}{\underline{i}}$ | － | － | － | － | － | － | － | － |  |  | － | － | $\begin{aligned} & \text { 㸓 } \\ & g^{\prime} \end{aligned}$ | $\begin{aligned} & \text { 覓 } \\ & \text { ó } \end{aligned}$ | $\begin{array}{\|l\|} \hline \frac{\varphi}{N_{1}^{\prime}} \\ \tilde{S}^{\prime} \end{array}$ | $\begin{array}{\|l\|} \hline \frac{g}{5} \\ \vdots \\ \Sigma^{\prime} \end{array}$ | $\begin{aligned} & n \\ & 3, \\ & 3,10 \\ & 8 \\ & 8 \end{aligned}$ | $\begin{array}{\|l\|} 3_{1}^{1} \\ \mathbf{O}^{1} \\ 9 \end{array}$ | $\begin{array}{\|l\|} \hline \\ 0 \\ \vdots \\ \hline 0 \end{array}$ | （1） |
| $\sim$ | $\begin{array}{\|l\|l\|l\|} \hline 1 \\ \vdots \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|l\|l\|l\|} k_{1}^{\prime} \end{array}$ |  | $\begin{aligned} & \text { a } \\ & \text { a } \end{aligned}$ |  | $\begin{array}{\|l\|} \hline \xi_{1} \\ \hline 0 \end{array}$ |  |  | $\begin{array}{\|l\|l\|l\|l\|} \hline \\ 8 \\ \hline 0 \end{array}$ | $\begin{array}{\|l\|l\|} \hline{ }_{1}^{\prime} \\ \text { 잉 } \end{array}$ | $\begin{array}{\|l\|l\|} \hline \\ \hline \\ \stackrel{\rightharpoonup}{6} \end{array}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{\mathrm{N}} \\ & \stackrel{\mathrm{~J}}{6} \end{aligned}$ | － | － | － | 。 | － | － | － | － | 듈 | 말 | － | － | $\begin{array}{\|l\|} \hline \frac{1}{4} \\ { }_{8}^{\prime} \end{array}$ |  | $\begin{array}{\|l\|} \hline \frac{y}{n_{1}} \\ \delta_{0} \end{array}$ |  |  |  | － | － |
| $\infty$ |  |  |  |  |  |  |  |  |  |  |  |  | － | － | － | － | － | － | － | － | $\begin{aligned} & \mathbf{Z}_{1} \\ & \underline{1} \end{aligned}$ |  | － | － | $\begin{aligned} & 8 \\ & 8 \\ & 8 \\ & 8 \end{aligned}$ |  | $\begin{array}{\|l} \hline \frac{0}{n} \\ 5 \\ \delta_{0} \\ \hline \end{array}$ | \％ | 5 <br> 5 <br> 3,1 <br> 3 <br> 8 <br> 8 | $\begin{aligned} & 31 \\ & 3,9 \\ & 0_{0}, 5 \\ & \hline \end{aligned}$ | － | － |
| ＊ | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{array}{\|l\|} \hline \stackrel{\rightharpoonup}{\dot{m}} \\ \text { 弟 } \end{array}$ | $\begin{array}{\|l\|l\|} \hline \stackrel{\rightharpoonup}{2} \\ \hline \underline{\underline{3}} \end{array}$ | － | － | － | $\begin{aligned} & \substack{8 \\ 0 \\ 0 \\ 0 \\ 0 \\ \hline \\ \hline} \end{aligned}$ | － |  | $\bigcirc$ | $\begin{aligned} & 3_{1}^{1} \\ & 2_{1}^{25} \\ & 0^{5} \end{aligned}$ | （ |  |
| $\sim$ | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － |  | $\begin{array}{\|l\|} \stackrel{y}{0}_{1}^{\prime} \\ \text { I } \end{array}$ | － | － | － | $\begin{aligned} & \text { 采 } \\ & 0_{1} \\ & \hline \end{aligned}$ | － | $\begin{aligned} & 0 \\ & \hline \frac{0}{6} \\ & 0 \\ & 8 \\ & \hline \end{aligned}$ | － | $\begin{aligned} & 3_{1}^{1} \\ & 0_{1}, 9 \\ & 0^{5} \end{aligned}$ | $\begin{array}{\|l\|} 0_{1} \\ \overleftarrow{5}_{1} \\ 0_{1} \\ \hline \end{array}$ |  |
| － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | $\bigcirc$ |  | $\begin{aligned} & \text { 舀 } \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ |  | ¢ | － | $\begin{aligned} & 3 \\ & 3 \\ & 3_{0}^{1} \\ & 0^{2} \end{aligned}$ | 。 |  |
| $\sim$ | $\begin{aligned} & \sum_{4}^{5} \\ & \stackrel{0}{0} \end{aligned}$ | $\begin{aligned} & \text { 覓 } \\ & \mathbb{N}_{0}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \text { 覓 } \\ & \text { む } \end{aligned}$ | $\begin{aligned} & \left\lvert\, \begin{array}{l} s \\ y \\ y_{1}^{\prime} \end{array}\right. \end{aligned}$ | $\begin{array}{\|l} \hline \frac{y}{n} \\ g^{\prime} \end{array}$ | $\begin{array}{\|l\|l\|} \hline \frac{y}{6} \\ \tilde{G}^{\prime} \end{array}$ | $\begin{array}{\|l\|l} \hline \frac{y}{n} \\ g_{0}^{\prime} \end{array}$ |  |  | $\begin{aligned} & \hline \frac{1}{3} \\ & =1 \\ & \frac{1}{0} \end{aligned}$ | $\begin{aligned} & \text { 覓 } \\ & \text { N } \end{aligned}$ | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{array}{\|l\|} \hline \begin{array}{l} g \\ g^{\prime} \end{array} \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \frac{\varphi}{\omega} \\ \ddot{\omega} \\ \ddot{6} \end{array}$ | $\begin{array}{\|l\|} \hline \frac{0}{5} \\ { }_{2}^{\prime} \\ 8 \\ \hline \end{array}$ | － |  | $\begin{aligned} & \stackrel{\rightharpoonup}{{ }_{L}^{1}} \\ & \stackrel{\rightharpoonup}{\circ} \end{aligned}$ | － |
| $\infty$ | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & \text { 휸 } \\ & \text { ite } \end{aligned}$ |  | － | － | 。 | $\begin{aligned} & \hline \frac{5}{4} \\ & \text { ó } \\ & \hline 0 \\ & \hline \end{aligned}$ | － | $\begin{array}{\|l\|} \hline \frac{0}{6} \\ 0 \\ 8 \\ \hline 8 \end{array}$ | $\begin{array}{\|l\|} \hline \overline{5} \\ y_{1} \\ \tilde{1}_{1}, 0 \\ \bar{x}_{0} \\ \hline \end{array}$ | $\begin{aligned} & 3_{1}^{1} \\ & z_{0}, 9 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 휸 } \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | － |
| $\bigcirc$ | $\begin{aligned} & 8_{1} \\ & \bar{\delta}^{\prime} \end{aligned}$ | $\begin{aligned} & 0_{1} \\ & \dot{\delta}^{\prime} \end{aligned}$ | $\begin{aligned} & \stackrel{\circ}{1}^{\prime} \\ & \delta_{8} \end{aligned}$ | $\begin{aligned} & 8 \\ & 0_{1}^{\prime} \\ & { }_{8}^{4} \end{aligned}$ | $\begin{aligned} & 8 \\ & 0 \\ & y_{1} \end{aligned}$ | $\begin{array}{\|l\|} \hline \theta_{1} \\ 0_{0} \end{array}$ | $\begin{aligned} & \hline \mathrm{O}_{1} \\ & \hat{\mathrm{G}}^{\prime} \end{aligned}$ | $\begin{array}{\|l\|l} 0 \\ 0 \\ 0_{0}^{\prime} \end{array}$ | $\begin{aligned} & 8_{1} \\ & 8_{8} \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{O}_{1} \\ \mathrm{o}_{\mathrm{i}} \end{array}$ |  | $\begin{aligned} & \hline \mathrm{O}_{1} \\ & \frac{\mathrm{~N}}{6} \end{aligned}$ | － | － | － | － | － | － | － | － | $\begin{aligned} & \sum_{1} \\ & \underline{1} \\ & \underline{1} \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \sum_{n} \\ \text { I } \end{array}$ | － | － | － |  | － |  |  |  | $\begin{array}{\|l\|} \hline \ddot{\mathbb{x}}_{1} \\ \stackrel{\rightharpoonup}{0} \end{array}$ | 101 |
| $\stackrel{\square}{9}$ | $\begin{aligned} & \text { da } \\ & \frac{0}{0} \\ & \text { a } \end{aligned}$ | $\begin{aligned} & \text { da } \\ & \stackrel{\text { d }}{6} \end{aligned}$ | $\begin{aligned} & \frac{1}{\circ}, \\ & \kappa_{0}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \stackrel{\rightharpoonup}{8} \\ & \frac{g^{\prime}}{6} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{e} \\ & \stackrel{q}{1}^{\prime} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{8} \\ & \stackrel{\rightharpoonup}{\mathbf{O}} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{8} \\ & \frac{8}{6} \\ & \frac{8}{0} \end{aligned}$ | $\begin{aligned} & \frac{1}{0} \\ & \frac{0}{8} \\ & \frac{8}{8} \end{aligned}$ | $\begin{aligned} & \stackrel{\rightharpoonup}{8} \\ & \stackrel{\rightharpoonup}{i} \\ & \stackrel{\circ}{0} \end{aligned}$ | $\begin{aligned} & \overrightarrow{8} \\ & \stackrel{\rightharpoonup}{1} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | $\begin{aligned} & \overrightarrow{8} \\ & \stackrel{\rightharpoonup}{1} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | － | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & \text { 覓 } \\ & \vdots \\ & \vdots \\ & \hline \end{aligned}$ | － |  | － | 。 | － | ｜rar |
| 7 |  |  |  | $\begin{aligned} & \begin{array}{l} \frac{y_{1}^{\prime}}{\sum_{2}^{2}} \\ 1,2 \\ t_{0}^{2} \end{array} \\ & \hline \end{aligned}$ |  |  |  | $\begin{aligned} & \begin{array}{l} \frac{e_{1}^{\prime}}{\sum_{1}^{2}} \\ \mathbb{e}_{0}^{0} \end{array} \end{aligned}$ | $\begin{aligned} & \left\lvert\, \begin{array}{l} \frac{x_{1}^{\prime}}{\sum_{2}^{2}} \\ \varepsilon_{0}^{2} \end{array}\right. \end{aligned}$ |  |  |  | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | 듳 |
| $\underset{\sim}{\sim}$ | $\begin{array}{\|l\|} \hline \sum_{1} \\ \sum_{1}^{2},{ }_{2}^{2} \\ \overline{5}_{0} \end{array}$ |  | $\begin{aligned} & \sum_{1} \\ & \sum_{2_{1}}^{2} \\ & \mathbb{N}_{0}^{2} \end{aligned}$ |  |  |  |  |  |  |  |  |  | － | － | － | － | － | － | － | － | － | － | － | 。 | － | － | － | － | $\begin{aligned} & n_{1} \\ & \hat{\partial}_{1}, 9 \\ & \ddot{O}_{2} \end{aligned}$ | 。 | Nor | 年 |
| $\stackrel{\sim}{\sim}$ | $$ | $$ | $\stackrel{\text { 들 }}{\substack{1}}$ | $\begin{array}{\|l\|l\|l\|} \hline \text { 을 } \end{array}$ | $\begin{aligned} & \text { 율 } \\ & \stackrel{y}{5} \end{aligned}$ | $\begin{array}{\|l\|l} \text { 들 } \\ \vdots \end{array}$ | $\begin{array}{\|l\|l} \stackrel{\rightharpoonup}{j} \\ \stackrel{y}{j} \end{array}$ | $$ | $\begin{aligned} & \text { 율 } \\ & \vdots \end{aligned}$ | $\begin{aligned} & \text { 윤 } \\ & \vdots \end{aligned}$ | $\begin{aligned} & \text { 단 } \\ & \stackrel{y}{3} \end{aligned}$ | 휼 | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & n_{1} \\ & 20 \\ & 0,12 \\ & 0_{8} \\ & \hline \end{aligned}$ | － | － | － |
| $\pm$ | $\left\lvert\, \begin{aligned} & \frac{\alpha}{1} \\ & \frac{1}{0} \end{aligned}\right.$ | $\begin{array}{\|l\|} \alpha_{1}^{\prime} \\ \varepsilon_{1}^{\prime} \end{array}$ | $\begin{aligned} & \frac{k_{1}^{\prime}}{c_{0}^{\prime}} \end{aligned}$ | $\begin{aligned} & \frac{2}{2} \\ & \text { d } \end{aligned}$ | $\begin{array}{\|l\|l\|} \alpha_{1}^{\prime} \\ y_{0} \end{array}$ | $\begin{array}{\|l\|l\|} \Sigma_{1} \\ g_{0}^{\prime} \end{array}$ | $\begin{aligned} & \alpha_{1} \\ & \frac{1}{0} \end{aligned}$ | $\begin{array}{\|l\|l\|} \varepsilon_{1}^{\prime} \\ \frac{1}{0} \end{array}$ | $\begin{aligned} & \frac{2}{8} \\ & \frac{8}{8} \end{aligned}$ |  | $\left\lvert\, \begin{aligned} & \frac{a}{a} \\ & \mathbf{1}_{1}^{0} \end{aligned}\right.$ | $\begin{aligned} & \frac{⿸ 厂 万}{1} \\ & \frac{1}{0} \end{aligned}$ | － | － | － | － | － | － | － | － |  |  | － | － | － | － | － | － | － | － | 윺 | 듈 |
| $\stackrel{\square}{\square}$ | $\begin{aligned} & \frac{\alpha}{0_{1}^{\prime}} \\ & \bar{\sigma}_{0}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \frac{\alpha_{1}^{\prime}}{c_{1}} \\ & \bar{\delta}^{\prime} \end{aligned}$ | $\begin{aligned} & \tilde{x}_{0}^{\prime} \\ & \mathrm{J}_{0}^{\prime} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \frac{\Omega}{\sigma_{1}} \\ & 8_{0}^{\prime} \end{aligned}$ |  | $\begin{aligned} & \frac{\alpha}{0} \\ & \stackrel{\rightharpoonup}{0} \\ & \stackrel{\rightharpoonup}{0} \end{aligned}$ | $\begin{aligned} & \frac{x}{0} \\ & \stackrel{y}{0} \\ & \vdots 6 \end{aligned}$ | － | － | － | － | － | － | － | － | $\overline{\text { in }}$ | $\begin{array}{\|l\|l\|} \substack{1 \\ \underset{\sim}{2} \\ \hline} \end{array}$ | － | － | － | － | － | － | － | $\begin{aligned} & 3, \\ & 3_{1}, \frac{9}{2}, \\ & e_{1} \end{aligned}$ | $\begin{array}{\|l} 8 \\ 8 \\ \hline 8 \\ \hline 8 \end{array}$ | ¢ |
| $\begin{array}{\|l\|l} \stackrel{\circ}{5} \\ \stackrel{y}{5} \end{array}$ | $\begin{aligned} & \overline{0} 5 \\ & \frac{0}{6} \\ & \frac{0}{0} \\ & \frac{0}{6} \end{aligned}$ |  |  |  | $\begin{aligned} & \overline{0} 5 \\ & \frac{0}{6} \\ & \frac{0}{6} \\ & \frac{0}{0} \end{aligned}$ | $\begin{array}{\|l\|l} \hline \overline{0} \\ \frac{5}{8} \\ 0 \\ \text { O} \\ \hline \end{array}$ | $\begin{array}{\|l\|l} \hline \frac{0}{2} \\ 8 \\ \hline \end{array}$ |  | $\begin{aligned} & \text { 윤 } \\ & 8 \\ & 8 \\ & \frac{8}{6} \\ & \hline \frac{0}{6} \end{aligned}$ | $\begin{aligned} & \text { 흔 } \\ & 8 \\ & \text { 응 } \\ & \frac{0}{0} \end{aligned}$ | $\begin{aligned} & \text { 흘 } \\ & \text { B } \\ & \frac{\overline{0}}{2} \\ & \frac{0}{6} \end{aligned}$ | $\begin{aligned} & \overline{0} \\ & \text { B } \\ & \text { B } \\ & \overline{0} \\ & \text { 훙 } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|l\|l} \hline 0.0 \\ 0.8 \\ 0 . \\ 0 \\ 0 \\ \hline 8 \end{array}$ |  | $\begin{aligned} & \text { 喜 } \\ & 0 \\ & 0 \\ & 0 \\ & 8 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \frac{0}{30} \\ & \text { in } \\ & 3 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  |
| $\begin{array}{\|l\|l} \stackrel{\rightharpoonup}{4} \\ \text { 只 } \\ \text { x } \end{array}$ | 骂 | 皆 | 䀛 | 蔇 | 㽞 | 僉 | 堂 | 嵩 | \％ | 等 | 等 | 等 | 等 | 等 | \％ | 真 | \％\％ | \％ | 缶 | 等 | 等 | 吋 | 奨 | 先 | 号 | 榤 | 笭 | 漴 | 筞 | 骂 | 宮 | 氮 |
| $\left\|\begin{array}{l} \frac{7}{4} \\ \stackrel{8}{8} \\ 8 \end{array}\right\|$ | 鴶 | 热 | き | 算 | 帮 | 筞 | $\stackrel{\text { ！}}{\substack{8 \\ 9}}$ | 喜 | 嚴 | 喜 | 首 | 皆 | $\begin{array}{\|l\|} \hline \text { 篤 } \end{array}$ | 䍂 | 獝 | $\begin{array}{\|l\|l\|l\|l\|l\|l\|} \hline \text { 品 } \end{array}$ | $$ | 廌 | 嵒 | $\begin{array}{\|l\|l\|} \hline 0 \\ \hline 8 \\ \hline \end{array}$ | 埇 | 志 | $\begin{array}{\|c\|c} \tilde{y} \\ \text { だ } \end{array}$ |  | 喜 | 皆 | $$ | 皆 | 磍 | 磭 |  | 专 |



|  |  |  |  | 8 <br> 8 <br> $8_{1}^{\prime}$ <br> $8_{1}$ <br> $0_{1}$ <br> $8_{1}$ <br> $0^{\prime}$ |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ob } \\ & \mathrm{O}_{1} \\ & \mathrm{O}_{1} \\ & \mathrm{O}_{1} \\ & \mathrm{~B}_{6} \end{aligned}$ |  | $\begin{aligned} & \mathrm{g} \\ & \mathrm{o}_{1} \\ & \mathrm{O}_{1} \\ & \mathrm{O}_{1} \\ & \mathrm{O}_{1} \\ & 0 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| － |  |  | － |  |  |  |  |  |  |  |  | － |  |  | － | $\qquad$ |  | － | － | － | － | － | $\begin{aligned} & \check{\sigma}_{1} \\ & \overleftarrow{O}_{0} \end{aligned}$ | $\begin{aligned} & \text { ó } \\ & \stackrel{o}{1}^{0} \end{aligned}$ | － | － | － | － | － | － | － | － |
| $\cdots$ |  |  |  |  |  |  |  |  | － |  |  | － |  |  | － |  |  | － | － | － | － | － | $\begin{array}{\|l\|} \hline{\underset{\mathrm{O}}{\prime}}^{\prime} \\ \mathrm{O}^{\prime} \end{array}$ | $\begin{aligned} & \hline \mathrm{o}_{1} \\ & \text { ög } \end{aligned}$ | － | － | － | － | － | － | － | － |
| ～ |  |  |  |  |  |  |  |  | － |  |  | － |  |  | － |  |  | － | － | － | － | － |  |  | － | － | － | － | － | － | － | － |
| m |  |  |  |  |  |  |  |  | 。 |  |  | － |  |  | － |  |  | － | － | － | － | － | $\begin{aligned} & \mathrm{o}_{\mathrm{O}} \\ & \mathrm{~J}_{\mathrm{O}} \end{aligned}$ |  | － | － | － | － | － | － | － | － |
| ＊ |  |  | － |  |  | － |  |  | － |  |  | － |  |  | － | － | － | － | － | － | － | － | － |  |  | － | － | － | － | － | － | － |
| $\infty$ | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － | － |  |  | － | － | － | － | $\begin{aligned} & \text { ól } \\ & \text { ò } \\ & 9 \end{aligned}$ |  | － | － | － | － | － | － | － |
| － | － | － | $\begin{aligned} & \overline{\bar{n}_{1}} \\ & \hat{0}_{1} \end{aligned}$ | － | － | $\begin{aligned} & \overline{\sum_{0}^{\prime}} \\ & \mathrm{o}_{1} \\ & 9 \end{aligned}$ | － | － | $\begin{aligned} & \hline \overline{⿹_{1}^{\prime}} \\ & 0_{0}^{\prime} \\ & 9 \end{aligned}$ | － | － | $\begin{aligned} & \overline{\bar{N}_{1}} \\ & { }_{0}^{\prime} \\ & \hline 0 \\ & \hline 0 \end{aligned}$ | － | － | － | － | － |  |  | － | － | $\bigcirc$ | － | $\begin{aligned} & \hline \mathrm{o}_{1} \\ & \hat{o}_{0} \end{aligned}$ |  | － | － | － | － | － | － | － |
| － | － | － | $\stackrel{\rightharpoonup}{4}$ $\stackrel{\rightharpoonup}{4}$ $\vdots$ $\vdots$ | － | － |  | － | － |  | － | － |  | － | － | － |  | － |  |  | － | － | － | － | $\begin{aligned} & \hline \stackrel{\mathrm{O}}{1}^{\mathrm{o}_{\mathrm{O}}} \end{aligned}$ | － | － | － | － | － | － | － | － |
| $\infty$ |  |  |  |  |  | 힌 |  | $\begin{array}{\|l\|} \hline a_{1}^{\prime} \\ \hat{N}_{2}^{\prime} \\ \mathrm{o}_{2}^{2} \\ \hline \end{array}$ |  |  |  |  |  |  | － | － | － |  |  | － | － | － | － | $\begin{array}{\|l\|} \hline \stackrel{\mathrm{O}}{1}^{\prime} \\ \mathrm{O}_{\mathrm{o}} \end{array}$ |  | － | － | － | － | － | － | － |
| の | － | － |  |  | － |  | － | － |  | － | － |  | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & \text { oे } \\ & \stackrel{\prime}{\circ} \\ & \vdots \\ & \hline 9 \end{aligned}$ |  | － | － | － | － | － | － | － |
| 9 | － | － | $\begin{array}{\|l\|} \hline \\ \hline \end{array}$ | 。 | － |  | 。 | － |  | － | － |  | － | － | － | － | － | － | － | － | － | － | － | － |  | － | － | － | － | － | － | － |
| F | － | － |  |  | － |  |  | － |  | － | － |  | － | － | － | － | － |  |  | － | － | － | － | － | － | － | － | － | － | － | － | － |
| $\approx$ | － | － |  |  | － |  |  | － |  | － | － |  | － | － | － |  | － |  |  | － | － | － | － | － | － |  | － | － | － | － | － | － |
| $\stackrel{\sim}{\sim}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － | $\bigcirc$ | － | － | － |  | － | － | － | － | － | － |
| $\pm$ | $\begin{aligned} & \hat{0} \\ & \stackrel{\rightharpoonup}{0} \\ & \hat{D}_{1} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline \text { 인 } \\ \text { 弟 } \end{array}$ |  |  |  |  | － | － |  |  |  |  | － | － | － | － | － | － | － | － | － | － | － | － |
| $\stackrel{\square}{\square}$ | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  | － |  |  |  |  | － | － | － | － | ［ |  | － | － | － | － | － | － |
| 訔 |  |  | $\begin{aligned} & \overline{0} \\ & \frac{\bar{t}}{0} \\ & \hat{0} \\ & 0 \end{aligned}$ |  |  |  |  |  |  | $\begin{array}{\|l\|l} \hline \frac{0}{2} \\ 0 \\ 0 \\ \hline \\ 0 \\ 0 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 碳 |
| $\begin{array}{\|l\|l} \hline \frac{⿺}{4} \\ \text { x } \\ \text { x } \end{array}$ | \％ | \％ิ | 県 | \％ | 筞 | 等 | 㟯 | 崇 | 咢 | 装 | 埒 | 筞 | 亭 |  | 啰 | 罭 | 学 | 咢 | 迹 | 曻 | 營 | 嵩 | \％ | 䍓 | 訔 | \％ | 䂞 | 等 | 筞 | 亭 | 号 | 年 | 等 |
| $\begin{array}{\|l} \hline \text { 亳 } \\ \text { d } \end{array}$ | 尊 | 䳐 |  | 品 | 喈 | 鯝 | 品 | 長 | 鶑 | 器 | 菏 | 駡 | 茄 | 罟 | 咢 | 器 | 鮕 | 魩 | 哭 | 罂 | 皆 | 售 | 稒 | 気枒 | 監 | 发 | 喈 | 䍖 | 㖪 | 喈 | 蒲 | 奖 |



| Dec Addr | Hex Addr | Name | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Bin Default |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 30752 | 7820 | Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000_0000_0000_0000 |
| 30753 | 7821 | Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000_0000_0000_0000 |
| 30754 | 7822 | Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000_0000_0000_0000 |
| 30755 | 7823 | Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000_0000_OLOH_HOLL |
| 30756 | 7824 | Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000_0000_0000_0000 |
| 30757 | 7825 | Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000_0000_0000_0000 |
| 30758 | 7826 | Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000_0000_0000_0000 |
| 30759 | 7827 | ICE CHECK DATA | ICE_VALID_DATA[15:0] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000_0000_0000_0000 |

## 29 REGISTER BITS BY ADDRESS

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :--- |
| R0 (00h) | $15: 0$ | CHIP_ID [15:0] | $0000 \_0000$ <br> Reset ID <br> -0000 _000 <br> 0 | Writing to this register causes a Software Reset. The <br> register map contents may be reset, depending on <br> SW_RESET_CFG. <br> Reading from this register will indicate Chip ID. |  |

Register 00h Reset ID

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :---: | :---: |
| R1 (01h) <br> Revision | $15: 8$ | PARENT_REV <br> $[7: 0]$ | $0000 \_0000$ | The revision number of the parent die |  |
|  | $7: 0$ | CHILD_REV <br> $[7: 0]$ | $0000 \_0000$ | The revision number of the child die (when present) |  |

Register 01h Revision

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16384 <br> $(4000 \mathrm{~h})$ <br> Parent ID | $15: 0$ | PARENT_ID <br> $[15: 0]$ | $0110 \_0010$ <br> $-0100 \_011$ <br> 0 | The ID of the parent die |  |

Register 4000h Parent ID

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16385 } \\ & (4001 \mathrm{~h}) \\ & \text { PVDD } \\ & \text { Control } \end{aligned}$ | 15:14 | $\begin{aligned} & \text { SYSLO_ERR_ } \\ & \text { ACT [1:0] } \end{aligned}$ | 00 | SYSLO Error Action <br> Selects the action taken when SYSLO is asserted <br> $00=$ Interrupt <br> $01=$ WAKE transition <br> 10 = Reserved <br> 11 = OFF transition |  |
|  | 11 | SYSLO_STS | 0 | SYSLO Status <br> 0 = Normal <br> 1 = PVDD is below SYSLO threshold |  |
|  | 6:4 | $\begin{aligned} & \text { SYSLO_THR } \\ & {[2: 0]} \end{aligned}$ | 010 | SYSLO threshold (falling PVDD) <br> This is the falling PVDD voltage at which SYSLO will be asserted $\begin{aligned} & 000=2.8 \mathrm{~V} \\ & 001=2.9 \mathrm{~V} \end{aligned}$ $111=3.5 \mathrm{~V}$ |  |
|  | 2:0 | $\begin{aligned} & \text { SYSOK_THR } \\ & {[2: 0]} \end{aligned}$ | 101 | SYSOK threshold (rising PVDD) <br> This is the rising PVDD voltage at which SYSOK will be asserted $\begin{aligned} & 000=2.8 \mathrm{~V} \\ & 001=2.9 \mathrm{~V} \\ & \ldots \\ & 111=3.5 \mathrm{~V} \end{aligned}$ <br> Note that the SYSOK hysteresis margin is added to these threshold levels. |  |

Register 4001h PVDD Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16386 <br> $(4002 \mathrm{~h})$ <br> Thermal <br> Monitoring | 3 | THW_HYST | 1 | Thermal Warning hysteresis <br> $0=8$ degrees C <br> $1=16$ degrees C | $1: 0$ |
|  |  | THW_TEMP <br> [1:0] | 10 | Thermal Warning temperature <br> $00=90$ degrees C <br> $01=100$ degrees C <br> $10=110$ degrees C <br> $11=120$ degrees C |  |

Register 4002h Thermal Monitoring

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16387 } \\ & \text { (4003h) } \\ & \text { Power State } \end{aligned}$ | 15 | CHIP_ON | 0 | Indicates whether the system is ON or OFF. $\begin{aligned} & 0=\text { OFF } \\ & 1=\text { ON (or SLEEP) } \end{aligned}$ <br> OFF can be commanded by writing CHIP_ON $=0$. <br> Note that writing CHIP_ON = 1 is not a valid 'ON' event, and will not trigger an ON transition. |  |
|  | 14 | CHIP_SLP | 0 | Indicates whether the system is in the SLEEP state. $\begin{aligned} & 0=\text { Not in SLEEP } \\ & 1=\text { SLEEP } \end{aligned}$ <br> WAKE can be commanded by writing CHIP_SLP $=0$. <br> SLEEP can be commanded by writing CHIP_SLP $=1$. |  |
|  | 12 | REF_LP | 0 | Low Power Voltage Reference Control <br> $0=$ Normal <br> 1 = Low Power Reference Mode select <br> Note that Low Power Reference Mode is only supported when the Auxiliary ADC is disabled. |  |
|  | 11:10 | PWRSTATE_D <br> LY [1:0] | 10 | Power State transition delay $00=$ No delay <br> $01=$ No delay <br> $10=1 \mathrm{~ms}$ <br> $11=10 \mathrm{~ms}$ |  |
|  | 9 | SWRST_DLY | 0 | Software Reset Delay <br> 0 = No delay <br> 1 = Software Reset is delayed by PWRSTATE_DLY following the Software Reset command |  |

Register 4003h Power State

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :---: |
| R16388 <br> $4004 h)$ <br> Watchdog | 15 | WDOG_ENA | 1 | Watchdog Timer Enable <br> $0=$ Disabled <br> $1=$ Enabled (enables the watchdog; does not reset it) <br> Protected by security key. |  |
|  | 14 | WDOG_DEBU <br> G | 0 | Watchdog Pause <br> $0=$ Disabled <br> $1=$ Enabled (halts the Watchdog timer for system <br> debugging) <br> Protected by security key. |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 13 | $\begin{aligned} & \text { WDOG_RST_S } \\ & \text { RC } \end{aligned}$ | 1 | Watchdog Reset Source <br> 0 = Hardware only <br> 1 = Software only <br> Protected by security key. |  |
|  | 12 | $\begin{aligned} & \text { WDOG_SLPE } \\ & \text { NA } \end{aligned}$ | 0 | Watchdog SLEEP Enable <br> 0 = Disabled <br> 1 = Controlled by WDOG_ENA <br> Protected by security key. |  |
|  | 11 | WDOG_RESE T | 0 | Watchdog Software Reset <br> $0=$ Normal <br> 1 = Watchdog Reset (resets the watchdog, if WDOG_RST_SRC = 1) |  |
|  | 9:8 | $\begin{aligned} & \text { WDOG_SECA } \\ & \text { CT [1:0] } \end{aligned}$ | 10 | Secondary action of Watchdog timeout (taken after 2 timeout periods) <br> $00=$ No action <br> 01 = Interrupt <br> 10 = Device Reset <br> 11 = WAKE transition <br> Protected by security key. |  |
|  | 5:4 | WDOG_PRIMA CT [1:0] | 01 | Primary action of Watchdog timeout $00=$ No action <br> 01 = Interrupt <br> 10 = Device Reset <br> 11 = WAKE transition <br> Protected by security key. |  |
|  | 2:0 | $\begin{aligned} & \text { WDOG_TO } \\ & {[2: 0]} \end{aligned}$ | 111 | Watchdog timeout period $\begin{aligned} & 000=0.256 \mathrm{~s} \\ & 001=0.512 \mathrm{~s} \\ & 010=1.024 \mathrm{~s} \\ & 011=2.048 \mathrm{~s} \\ & 100=4.096 \mathrm{~s} \\ & 101=8.192 \mathrm{~s} \\ & 110=16.384 \mathrm{~s} \\ & 111=32.768 \mathrm{~s} \end{aligned}$ <br> Protected by security key. |  |

Register 4004h Watchdog

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { R16389 } \\ \text { (4005h) ON } \\ \text { Pin Control } \end{array}$ | 9:8 | ON_PIN_SECA CT [1:0] | 01 | Secondary action of ON pin (taken after 1 timeout period) <br> $00=$ Interrupt <br> 01 = ON request <br> $10=$ OFF request <br> 11 = Reserved <br> Protected by security key. |  |
|  | 5:4 | ON_PIN_PRIM ACT [1:0] | 00 | Primary action of ON pin <br> 00 = Ignore <br> $01=$ ON request <br> $10=$ OFF request <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Protected by security key. |  |
|  | 3 | ON_PIN_STS | 0 | Current status of ON pin $0=$ Asserted (logic 0) <br> 1 = Not asserted (logic 1) |  |
|  | 1:0 | $\begin{aligned} & \text { ON_PIN_TO } \\ & {[1: 0]} \end{aligned}$ | 00 | ON pin timeout period $\begin{aligned} & 00=1 \mathrm{~s} \\ & 01=2 \mathrm{~s} \\ & 10=4 \mathrm{~s} \\ & 11=8 \mathrm{~s} \end{aligned}$ <br> Protected by security key. |  |

Register 4005h ON Pin Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16390 <br> (4006h) <br> Reset <br> Control | 15 | $\begin{aligned} & \text { RECONFIG_A } \\ & \text { T_ON } \end{aligned}$ | 1 | Selects if the bootstrap configuration data should be reloaded when an ON transition is scheduled $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> Protected by security key. |  |
|  | 10 | $\begin{aligned} & \text { SW_RESET_C } \\ & \text { FG } \end{aligned}$ | 1 | Software Reset Configuration. <br> Selects whether the register map is reset to default values when Software Reset occurs. <br> 0 = All registers except VPMIC domain and RTC are reset by Software Reset <br> 1 = Register Map is not affected by Software Reset Protected by security key. |  |
|  | 6 | AUXRST_SLP ENA | 1 | Sets the output status of Auxiliary Reset (GPIO) function in SLEEP <br> 0 = Auxiliary Reset not asserted <br> 1 = Auxiliary Reset asserted <br> Protected by security key. |  |
|  | 5 | $\begin{aligned} & \text { RST_SLP_MS } \\ & \mathrm{K} \end{aligned}$ | 1 | Masks the RESET pin input in SLEEP mode 0 = External RESET active in SLEEP <br> 1 = External RESET masked in SLEEP <br> Protected by security key. |  |
|  | 4 | RST_SLPENA | 1 | Sets the output status of RESET pin in SLEEP <br> $0=$ RESET high (not asserted) <br> 1 = RESET low (asserted) <br> Protected by security key. |  |
|  | 1:0 | RST_DUR [1:0] | 11 | Delay period for releasing RESET after ON or WAKE sequence $\begin{aligned} & 00=3 \mathrm{~ms} \\ & 01=11 \mathrm{~ms} \\ & 10=51 \mathrm{~ms} \\ & 11=101 \mathrm{~ms} \end{aligned}$ <br> Protected by security key. |  |

Register 4006h Reset Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :--- |
| R16391 <br> (4007h) <br> Control <br> Interface | 2 | AUTOINC | 1 | Enable Auto-Increment function <br> $0=$ Disabled <br> $1=$ Enabled |  |

Register 4007h Control Interface

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16392 <br> (4008h) <br> Security Key | $15: 0$ | SECURITY <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | Security Key <br> A value of 9716 h must be written to this register to <br> access the user-keyed registers. |  |

Register 4008h Security Key

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16393 <br> $(4009 \mathrm{~h})$ <br> Software <br> Scratch | $15: 0$ | SW_SCRATCH <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | Software Scratch Register for use by the host <br> processor. <br> Note that this register's contents are retained in the <br> BACKUP power state. |  |

Register 4009h Software Scratch

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16394(400Ah)OTP Control | 15 | OTP_PROG | 0 | Selects the PROGRAM device state. <br> 0 = No action <br> 1 = Select PROGRAM mode <br> Note that, after PROGRAM mode has been selected, the chip will remain in PROGRAM mode until a Device Reset. <br> Protected by security key. |  |
|  | 13 | OTP_MEM | 1 | Selects ICE or OTP memory for Program commands. $\begin{aligned} & 0=\text { ICE } \\ & 1=\text { OTP } \end{aligned}$ <br> Protected by security key. |  |
|  | 11 | OTP_FINAL | 0 | Selects the FINALISE command, preventing further OTP programming. <br> $0=$ No action <br> 1 = Finalise Command <br> Protected by security key. |  |
|  | 10 | OTP_VERIFY | 0 | Selects the VERIFY command for the selected OTP memory page(s). <br> $0=$ No action <br> 1 = Verify Command <br> Protected by security key. |  |
|  | 9 | OTP_WRITE | 0 | Selects WRITE command for the selected OTP memory page(s). <br> $0=$ No action <br> 1 = Write Command <br> Protected by security key. |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 | OTP_READ | 0 | Selects READ command for the selected memory page(s). <br> $0=$ No action <br> 1 = Read Command <br> Protected by security key. |  |
|  | 7:6 | $\begin{aligned} & \text { OTP_READ_L } \\ & \text { VL[1:0] } \end{aligned}$ | 00 | Selects the Margin Level for READ or VERIFY OTP commands. <br> $00=$ Normal <br> 01 = Reserved <br> $10=$ Margin 1 <br> $11=$ Margin 2 <br> Protected by security key. |  |
|  | 5 | OTP_BULK | 0 | Selects the number of memory pages for ICE / OTP commands. $\begin{aligned} & 0=\text { Single Page } \\ & 1=\text { All Pages } \\ & \hline \end{aligned}$ |  |
|  | 1:0 | $\begin{aligned} & \text { OTP_PAGE } \\ & \text { [1:0] } \end{aligned}$ | 00 | Selects the single memory page for ICE / OTP commands (when OTP_BULK=0). <br> If OTP is selected (OTP_MEM = 1): $\begin{aligned} & 00=\text { Page } 0 \\ & 01=\text { Page } 1 \\ & 10=\text { Page } 2 \\ & 11=\text { Page } 3 \end{aligned}$ <br> If ICE is selected (OTP_MEM = 0): <br> $00=$ Page 2 <br> 01 = Page 3 <br> 10 = Page 4 <br> 11 = Reserved |  |

Register 400Ah OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16396 } \\ & \text { (400Ch) } \\ & \text { GPIO Level } \end{aligned}$ | 11 | GP12_LVL | 0 | GPIO12 level. <br> When GP12_FN $=0 \mathrm{~h}$ and GP12_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP12_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 10 | GP11_LVL | 0 | GPIO11 level. <br> When GP11_FN $=0 \mathrm{~h}$ and GP11_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP11_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 9 | GP10_LVL | 0 | GPIO10 level. <br> When GP10_FN $=0 \mathrm{~h}$ and GP10_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP10_POL is 0 , the register contains the opposite logic level to the external pin. |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 | GP9_LVL | 0 | GPIO9 level. <br> When GP9_FN $=0 \mathrm{Oh}$ and GP9_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP9_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 7 | GP8_LVL | 0 | GPIO8 level. <br> When GP8_FN $=0 \mathrm{Oh}$ and GP8_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP8_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 6 | GP7_LVL | 0 | GPIO7 level. <br> When GP7_FN = 0h and GP7_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP7_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 5 | GP6_LVL | 0 | GPIO6 level. <br> When GP6_FN $=0 \mathrm{~h}$ and GP6_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP6_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 4 | GP5_LVL | 0 | GPIO5 level. <br> When GP5_FN $=0 \mathrm{~h}$ and GP5_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP5_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 3 | GP4_LVL | 0 | GPIO4 level. <br> When GP4_FN = Oh and GP4_DIR = 0, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP4_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 2 | GP3_LVL | 0 | GPIO3 level. <br> When GP3_FN $=0 \mathrm{~h}$ and GP3_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP3_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 1 | GP2_LVL | 0 | GPIO2 level. <br> When GP2_FN $=0 \mathrm{~h}$ and GP2_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP2_POL is 0 , the register contains the opposite logic level to the external pin. |  |
|  | 0 | GP1_LVL | 0 | GPIO1 level. <br> When GP1_FN = 0h and GP1_DIR $=0$, write to this bit to set a GPIO output. <br> Read from this bit to read GPIO input level. <br> When GP1_POL is 0 , the register contains the opposite logic level to the external pin. |  |

Register 400Ch GPIO Level

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16397 <br> (400Dh) <br> System <br> Status | 15 | THW_STS | 0 | Thermal Warning status $\begin{aligned} & 0 \text { = Normal } \\ & 1 \text { = Overtemperature Warning } \\ & \text { (warning temperature is set by THW_TEMP) } \end{aligned}$ |  |
|  | 7 | XTAL_OK | 0 | Crystal Oscillator Status <br> 0 = Disabled or in start-up phase <br> 1 = Enabled and verified |  |
|  | 4:0 | MAIN_STATE [4:0] | 0_0000 | Main State Machine condition 0_0000 = OFF 0_0001 = ON_CHK 0_0010 = OTP_DN 0_0011 = READ_OTP 0_0100 = READ_ICE 0_0101 = ICE_DN 0_0110 = BGDELAY 0_0111 = HYST 0_1000 = S_PRG_RD_OTP 0_1001 = S_PRG_OTP_DN 0_1010 = PWRDN1 0_1011 = PROGRAM 0_1100 = PROG_DN 0_1101 = PROG_OTP 0_1110 = VFY_OTP 0_1111 = VFY_DN 1_0000 = SD_RD_OTP 1_0001 = UNUSED 1_0010 = ICE_FAIL 1_0011 = SHUTDOWN <br> 1_0100 = STARTFAIL <br> 1_0101 = STARTUP <br> 1_0110 = PREACTIVE <br> 1_0111 = XTAL_CHK <br> 1_1000 = PWRDN2 <br> 1_1001 = SHUT_DLY <br> 1_1010 = RESET <br> 1_1011 = RESET_DLY <br> 1_1100 = SLEEP <br> 1_1101 = SLEEP_DLY <br> 1_1110 = CHK_RST <br> 1_1111 = ACTIVE (ON) |  |

Register 400Dh System Status

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :---: |
| R16398 <br> (400Eh) ON <br> Source | 15 | ON_TRANS | 0 | Most recent ON/WAKE event type <br> $0=$ WAKE transition <br> $1=$ ON transition <br> Reset by state machine. |  |
|  | 11 | ON_GPIO | 0 | Most recent ON/WAKE event type <br> $0=$ Not caused by GPIO input <br> $1=$ Caused by GPIO input |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Reset by state machine. |  |
|  | 10 | ON_SYSLO | 0 | Most recent WAKE event type <br> 0 = Not caused by PVDD <br> 1 = Caused by SYSLO threshold. Note that the SYSLO threshold cannot trigger an ON event. <br> Reset by state machine. |  |
|  | 7 | $\begin{array}{\|l} \text { ON_WDOG_T } \\ \mathrm{O} \end{array}$ | 0 | Most recent WAKE event type $0=$ Not caused by Watchdog timer 1 = Caused by Watchdog timer Reset by state machine. |  |
|  | 6 | ON_SW_REQ | 0 | Most recent WAKE event type <br> $0=$ Not caused by software WAKE <br> 1 = Caused by software WAKE command (CHIP_SLP = 0) <br> Reset by state machine. |  |
|  | 5 | ON_RTC_ALM | 0 | Most recent ON/WAKE event type 0 = Not caused by RTC Alarm 1 = Caused by RTC Alarm Reset by state machine. |  |
|  | 4 | ON_ON_PIN | 0 | Most recent ON/WAKE event type <br> $0=$ Not caused by the ON pin <br> 1 = Caused by the ON pin <br> Reset by state machine. |  |
|  | 3 | $\begin{aligned} & \text { RESET_CNV_ } \\ & \text { UV } \end{aligned}$ | 0 | Most recent ON event type <br> $0=$ Not caused by undervoltage <br> 1 = Caused by a Device Reset due to a Converter (LDO or DC-DC) undervoltage condition <br> Reset by state machine. |  |
|  | 2 | RESET_SW | 0 | Most recent ON event type <br> 0 = Not caused by Software Reset <br> 1 = Caused by Software Reset <br> Reset by state machine. |  |
|  | 1 | RESET_HW | 0 | Most recent ON event type <br> 0 = Not caused by Hardware Reset <br> 1 = Caused by Hardware Reset <br> Reset by state machine. |  |
|  | 0 | $\begin{aligned} & \text { RESET_WDO } \\ & \text { G } \end{aligned}$ | 0 | Most recent ON event type <br> $0=$ Not caused by the Watchdog <br> 1 = Caused by a Device Reset triggered by the Watchdog timer <br> Reset by state machine. |  |

Register 400Eh ON Source

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16399 <br> (400Fh) <br> OFF Source | 13 | OFF_INTLDO_ <br> ERR | 0 | Most recent OFF event type <br> $0=$ Not caused by LDO13 Error condition <br> $1=$ Caused by LDO13 Error condition <br> Reset by state machine. |  |
|  | 12 | OFF_PWR_SE <br> Q | 0 | Most recent OFF event type <br> $0=$ Not caused by Power Sequence Failure <br> $1=$ Caused by a Power Sequence Failure |  |

PD, February 2012, Rev 4.0

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Reset by state machine. |  |
|  | 11 | OFF_GPIO | 0 | Most recent OFF event type 0 = Not caused by GPIO input 1 = Caused by GPIO input Reset by state machine. |  |
|  | 10 | OFF_PVDD | 0 | Most recent OFF event type <br> $0=$ Not caused by PVDD <br> 1 = Caused by the SYSLO or SHUTDOWN threshold <br> Reset by state machine. |  |
|  | 9 | OFF_THERR | 0 | Most recent OFF event type <br> $0=$ Not caused by temperature <br> 1 = Caused by over-temperature <br> Reset by state machine. |  |
|  | 6 | OFF_SW_REQ | 0 | Most recent OFF event type <br> 0 = Not caused by software OFF <br> 1 = Caused by software OFF command (CHIP_ON = 0) <br> Reset by state machine. |  |
|  | 4 | OFF_ON_PIN | 0 | Most recent OFF event type $0=$ Not caused by the ON pin 1 = Caused by the ON pin Reset by state machine. |  |

Register 400Fh OFF Source

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16400 <br> (4010h) <br> System <br> Interrupts | 15 | PS_INT | 0 | Power State primary interrupt $\begin{aligned} & 0=\text { No interrupt } \\ & 1=\text { Interrupt is asserted } \end{aligned}$ |  |
|  | 14 | TEMP_INT | 0 | Thermal primary interrupt $\begin{aligned} & 0=\text { No interrupt } \\ & 1=\text { Interrupt is asserted } \end{aligned}$ |  |
|  | 13 | GP_INT | 0 | GPIO primary interrupt <br> $0=$ No interrupt <br> 1 = Interrupt is asserted |  |
|  | 12 | ON_PIN_INT | 0 | ON Pin primary interrupt $\begin{aligned} & 0=\text { No interrupt } \\ & 1=\text { Interrupt is asserted } \\ & \hline \end{aligned}$ |  |
|  | 11 | WDOG_INT | 0 | Watchdog primary interrupt $\begin{aligned} & 0=\text { No interrupt } \\ & 1=\text { Interrupt is asserted } \end{aligned}$ |  |
|  | 8 | AUXADC_INT | 0 | AUXADC primary interrupt <br> $0=$ No interrupt <br> 1 = Interrupt is asserted |  |
|  | 7 | PPM_INT | 0 | Power Path Management primary interrupt $\begin{aligned} & 0=\text { No interrupt } \\ & 1=\text { Interrupt is asserted } \end{aligned}$ |  |
|  | 5 | RTC_INT | 0 | Real Time Clock and Crystal Oscillator primary interrupt $0=$ No interrupt <br> 1 = Interrupt is asserted |  |
|  | 4 | OTP_INT | 0 | OTP Memory primary interrupt $0=$ No interrupt |  |


| $\begin{array}{c}\text { REGISTER } \\ \text { ADDRESS }\end{array}$ | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :--- | :---: |
|  | 1 |  | HC_INT | 0 | $\begin{array}{l}1=\text { Interrupt is asserted } \\ \\$\end{array} |
|  | 0 | UV_INT Current primary interrupt |  |  |  |
| $0=$ No interrupt |  |  |  |  |  |
| $1=$ Interrupt is asserted |  |  |  |  |  |$]$| Undervoltage primary interrupt |
| :--- |
| $0=$ No interrupt |
| $1=$ Interrupt is asserted |

Register 4010h System Interrupts

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16401 (4011h) Interrupt Status 1 | 15 | PPM_SYSLO_ EINT | 0 | Power Path SYSLO interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 12 | ON_PIN_CINT | 0 | ON pin interrupt. <br> (Rising and Falling Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 11 | $\begin{aligned} & \text { WDOG_TO_EI } \\ & \text { NT } \end{aligned}$ | 0 | Watchdog timeout interrupt. <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 8 | AUXADC_DAT A_EINT | 0 | AUXADC Data Ready interrupt (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 7 | AUXADC_DCO MP4_EINT | 0 | AUXADC Digital Comparator 4 interrupt <br> (Trigger is controlled by DCMP4_GT) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 6 | AUXADC_DCO MP3_EINT | 0 | AUXADC Digital Comparator 3 interrupt <br> (Trigger is controlled by DCMP3_GT) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 5 | AUXADC_DCO MP2_EINT | 0 | AUXADC Digital Comparator 2 interrupt <br> (Trigger is controlled by DCMP2_GT) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 4 | AUXADC_DCO MP1_EINT | 0 | AUXADC Digital Comparator 1 interrupt <br> (Trigger is controlled by DCMP1_GT) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 3 | $\begin{aligned} & \text { RTC_PER_EIN } \\ & \text { T } \end{aligned}$ | 0 | RTC Periodic interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 2 | $\begin{aligned} & \text { RTC_ALM_EIN } \\ & \text { T } \end{aligned}$ | 0 | RTC Alarm interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 1 | $\begin{aligned} & \hline \text { TEMP_THW_C } \\ & \text { INT } \end{aligned}$ | 0 | Thermal Warning interrupt <br> (Rising and Falling Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |

[^2]| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16402 <br> (4012h) <br> Interupt <br> Status 2 | 5 | OTP_CMD_EN <br> D_EINT | 0 | OTP / ICE Command End interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 4 | OTP_ERR_EIN <br> T | 0 | OTP / ICE Command Fail interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 2 | PS_POR_EINT | 0 | Power On Reset interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 1 | PS_SLEEP_O <br> FF_EINT | 0 | SLEEP or OFF interrupt (Power state transition to <br> SLEEP or OFF states) <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |

Register 4012h Interrupt Status 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16403 (4013h) Interrupt Status 3 | 9 | $\begin{aligned} & \text { UV_LDO10_EI } \\ & \text { NT } \end{aligned}$ | 0 | LDO10 Undervoltage interrupt (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 8 | $\begin{aligned} & \text { UV_LDO9_EIN } \\ & \text { T } \end{aligned}$ | 0 | LDO9 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 7 | $\begin{aligned} & \text { UV_LDO8_EIN } \\ & \text { T } \end{aligned}$ | 0 | LDO8 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 6 | $\begin{aligned} & \text { UV_LDO7_EIN } \\ & \text { T } \end{aligned}$ | 0 | LDO7 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 5 | $\begin{aligned} & \text { UV_LDO6_EIN } \\ & \text { T } \end{aligned}$ | 0 | LDO6 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 4 | $\begin{aligned} & \text { UV_LDO5_EIN } \\ & \text { T } \end{aligned}$ | 0 | LDO5 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 3 | $\begin{aligned} & \text { UV_LDO4_EIN } \\ & \text { T } \end{aligned}$ | 0 | LDO4 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 2 | $\begin{aligned} & \text { UV_LDO3_EIN } \\ & \text { T } \end{aligned}$ | 0 | LDO3 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 1 | $\begin{aligned} & \text { UV_LDO2_EIN } \\ & T \end{aligned}$ | 0 | LDO2 Undervoltage interrupt (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |
|  | 0 | $\begin{aligned} & \text { UV_LDO1_EIN } \\ & \text { T } \end{aligned}$ | 0 | LDO1 Undervoltage interrupt (Rising Edge triggered) <br> Note: Cleared when a ' 1 ' is written. |  |

Register 4013h Interrupt Status 3

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16404 <br> (4014h) <br> Interrupt <br> Status 4 | 9 | HC_DC2_EINT | 0 | DC-DC2 High current interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. | 8 |
|  |  | HC_DC1_EINT | 0 | DC-DC1 High current interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |  |
|  | 7 | XTAL_START_ <br> EINT | 0 | Crystal Oscillator Start Failure interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |  |
|  | 6 | XTAL_TAMPE <br> R_EINT | 0 | Crystal Oscillator Tamper interrupt <br> (Rising and Falling Edge triggered) <br> Note: Cleared when a '1' is written. |  |
|  | 2 | UV_DC3_EINT | 0 | DC-DC4 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. | DC-DC3 Undervoltage interrupt <br> (Rising Edge triggered) <br> Note: Cleared when a '1' is written. |

Register 4014h Interrupt Status 4

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16405 <br> (4015h) <br> Interrupt <br> Status 5 | 11 | GP12_EINT | 0 | GPIO12 interrupt. <br> (Trigger is controlled by GP12_INT_MODE) <br> Note: Cleared when a '1' is written. |  |
|  | 10 | GP11_EINT | 0 | GPIO11 interrupt. <br> (Trigger is controlled by GP11_INT_MODE) <br> Note: Cleared when a '1' is written. |  |
|  | 9 | GP10_EINT | 0 | GPIO10 interrupt. <br> (Trigger is controlled by GP10_INT_MODE) <br> Note: Cleared when a '1' is written. |  |
|  | 8 | GP9_EINT | 0 | GPIO9 interrupt. <br> (Trigger is controlled by GP9_INT_MODE) <br> Note: Cleared when a '1' is written. |  |
|  | 7 | GP8_EINT | 0 | GPIO8 interrupt. <br> (Trigger is controlled by GP8_INT_MODE) <br> Note: Cleared when a '1' is written. |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :--- | :---: |
|  | 4 | GP5_EINT | 0 | GPIO5 interrupt. <br> (Trigger is controlled by GP5_INT_MODE) <br> Note: Cleared when a '1' is written. |  |
|  | 3 | GP4_EINT | 0 | GPIO4 interrupt. <br> (Trigger is controlled by GP4_INT_MODE) <br> Note: Cleared when a '1' is written. |  |
|  | 2 | GP3_EINT | 0 | GPIO3 interrupt. <br> (Trigger is controlled by GP3_INT_MODE) <br> Note: Cleared when a '1' is written. |  |
|  | 1 | GP2_EINT | 0 | GPIO2 interrupt. <br> (Trigger is controlled by GP2_INT_MODE) <br> Note: Cleared when a '1' is written. |  |

Register 4015h Interrupt Status 5

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :---: |
| R16407 <br> $(4017 \mathrm{~h})$ IRQ <br> Config | 1 | IRQ_OD | 1 | IRQ pin configuration <br> $0=$ CMOS <br> $1=$ Open Drain (integrated pull-up) |  |
|  | 0 | IM_IRQ | 0 | IRQ pin output mask <br> $0=$ Normal <br> $1=$ IRQ output is masked |  |

Register 4017h IRQ Config

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16408 (4018h) System Interrupts Mask | 15 | IM_PS_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 14 | IM_TEMP_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 13 | IM_GP_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 12 | $\begin{aligned} & \text { IM_ON_PIN_IN } \\ & \text { T } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 11 | IM_WDOG_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 8 | $\begin{aligned} & \text { IM_AUXADC_I } \\ & \mathrm{NT}^{-} \end{aligned}$ | 1 | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1 \text { = Mask interrupt. } \\ & \text { Default value is } 1 \text { (masked) } \end{aligned}$ |  |
|  | 7 | IM_PPM_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 5 | IM_RTC_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 4 | IM_OTP_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 1 | IM_HC_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 0 | IM_UV_INT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |

Register 4018h System Interrupts Mask

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16409 (4019h) Interrupt Status 1 Mask | 15 | IM_PPM_SYSL O_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 12 | $\begin{aligned} & \text { IM_ON_PIN_CI } \\ & \text { NT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 11 | $\begin{aligned} & \text { IM_WDOG_TO } \\ & \text { _EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 8 | IM_AUXADC DATA_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 7 |  | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 6 | IM_AUXADC DCOMP3_EIN T | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :--- | :---: | :--- | :--- |
|  | 5 |  | IM_AUXADC_ <br> DCOMP2_EIN <br> T | 1 | Default value is 1 (masked) <br> Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |
|  | 4 | IM_AUXADC_ <br> DCOMP1_EIN <br> T | 1 | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 3 | IM_RTC_PER_ <br> EINT | 1 | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 2 | IM_RTC_ALM_ <br> EINT | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) |  |  |

Register 4019h Interrupt Status 1 Mask

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16410 (401Ah) Interrupt Status 2 Mask | 5 | IM_OTP_CMD _END_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 4 | IM_OTP_ERR_ EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 2 | $\begin{aligned} & \text { IM_PS_POR_E } \\ & \operatorname{lNT} \bar{l} \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 1 | IM_PS_SLEEP _OFF_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 0 | IM_PS_ON_W AKE_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |

Register 401Ah Interrupt Status 2 Mask

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16411 (401Bh) Interrupt Status 3 Mask | 9 | $\begin{aligned} & \text { IM_UV_LDO10 } \\ & \text { _EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 8 | $\begin{aligned} & \text { IM_UV_LDO9_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 7 | $\begin{aligned} & \text { IM_UV_LDO8_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 6 | $\begin{aligned} & \text { IM_UV_LDO7_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 5 | $\begin{aligned} & \text { IM_UV_LDO6_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 4 | $\begin{aligned} & \text { IM_UV_LDO5_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 3 | $\begin{aligned} & \text { IM_UV_LDO4_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 2 | $\begin{aligned} & \text { IM_UV_LDO3_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 1 | $\begin{aligned} & \text { IM_UV_LDO2_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 0 | $\begin{aligned} & \text { IM_UV_LDO1_ } \\ & \text { EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |

Register 401Bh Interrupt Status 3 Mask

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16412 <br> (401Ch) <br> Interrupt <br> Status 4 <br> Mask | 9 | IM_HC_DC2_E <br> INT | 1 | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. <br> Default value is 1 (masked) | 8 |
|  | IM_HC_DC1_E <br> INT | 1 | Interrupt mask. <br> $0=$ Do not mask interrupt. <br> $1=$ Mask interrupt. |  |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Default value is 1 (masked) |  |
|  | 7 | $\begin{aligned} & \text { IM_XTAL_STA } \\ & \text { RT_EINT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 3 | $\begin{array}{\|l} \hline \text { IM_UV_DC4_E } \\ \text { INT } \end{array}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 2 | $\begin{array}{\|l\|} \hline \text { IM_UV_DC3_E } \\ \text { INT } \end{array}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 1 | $\begin{aligned} & \text { IM_UV_DC2_E } \\ & \text { INT } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 0 | $\begin{aligned} & \text { IM_UV_DC1_E } \\ & \text { INT } \end{aligned}$ | 1 | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1=\text { Mask interrupt. } \\ & \text { Default value is } 1 \text { (masked) } \end{aligned}$ |  |

Register 401Ch Interrupt Status 4 Mask

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16413 <br> (401Dh) <br> Interrupt <br> Status 5 <br> Mask | 11 | $\begin{aligned} & \text { IM_GP12_EIN } \\ & \text { T } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 10 | $\begin{aligned} & \text { IM_GP11_EIN } \\ & \text { T } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 9 | $\begin{aligned} & \text { IM_GP10_EIN } \\ & \text { T } \end{aligned}$ | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 8 | IM_GP9_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 7 | IM_GP8_EINT | 1 | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1 \text { = Mask interrupt. } \\ & \text { Default value is } 1 \text { (masked) } \end{aligned}$ |  |
|  | 6 | IM_GP7_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 5 | IM_GP6_EINT | 1 | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1=\text { Mask interrupt. } \end{aligned}$ |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Default value is 1 (masked) |  |
|  | 4 | IM_GP5_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 3 | IM_GP4_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 2 | IM_GP3_EINT | 1 | Interrupt mask. $\begin{aligned} & 0=\text { Do not mask interrupt. } \\ & 1 \text { = Mask interrupt. } \\ & \text { Default value is } 1 \text { (masked) } \end{aligned}$ |  |
|  | 1 | IM_GP2_EINT | 1 | Interrupt mask. <br> 0 = Do not mask interrupt. <br> 1 = Mask interrupt. <br> Default value is 1 (masked) |  |
|  | 0 | IM_GP1_EINT | 1 | Interrupt mask. <br> $0=$ Do not mask interrupt. $1=$ Mask interrupt. Default value is 1 (masked) |  |

Register 401Dh Interrupt Status 5 Mask

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :--- | :--- | :---: | :--- | :---: |
| R16416 <br> $(4020$ h $)$ | $15: 0$ | RTC_WR_CNT <br> RTC Write <br> [15:0] |  | $0000 \_0000$ <br> $-0000 \_000$ <br> Counter | RTC Write Counter. <br> This random number is updated on every write to the <br> RTC_TIME registers. |

Register 4020h RTC Write Counter

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :--- | :--- | :---: | :--- | :--- |
| R16417 <br> $(4021 \mathrm{~h})$ | $15: 0$ | RTC_TIME <br> [15:0] | $0000 \_0000$ <br> RTC Time 1 |  | RTC Seconds counter (MSW) <br> RTC_TIME increments by 1 every second. This is the |

Register 4021h RTC Time 1

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :--- | :--- | :---: | :--- | :--- |
| R16418 <br> $(4022 h)$ <br> RTC Time 2 | $15: 0$ | RTC_TIME <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | RTC Seconds counter (LSW) <br> RTC_TIME increments by 1 every second. This is the <br> 16 LSBs. |  |

Register 4022h RTC Time 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16419 <br> (4023h) <br> RTC Alarm <br> 1 | $15: 0$ | RTC_ALM <br> [15:0] | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | RTC Alarm time (MSW) <br> 16 MSBs of RTC_ALM |  |

Register 4023h RTC Alarm 1

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16420 <br> $(4024 \mathrm{~h})$ <br> RTC Alarm <br> 2 | $15: 0$ | RTC_ALM <br> [15:0] | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | RTC Alarm time (LSW) <br> 16 LSBs of RTC_ALM |  |

Register 4024h RTC Alarm 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \text { R16421 } \\ (4025 h) \\ \text { RTC Control } \end{array}$ | 15 | RTC_VALID | 0 | RTC Valid status <br> $0=$ RTC_TIME has not been set since Power On Reset <br> 1 = RTC_TIME has been written to since Power On Reset |  |
|  | 14 | RTC_SYNC_B USY | 0 | RTC Busy status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Busy } \end{aligned}$ <br> The RTC registers should not be written to when RTC_SYNC_BUSY = 1 . |  |
|  | 10 | $\begin{aligned} & \text { RTC_ALM_EN } \\ & \text { A } \end{aligned}$ | 0 | RTC Alarm Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 6:4 | $\begin{aligned} & \text { RTC_PINT_FR } \\ & \text { EQ [2:0] } \end{aligned}$ | 000 | RTC Periodic Interrupt timeout period $\begin{aligned} & 000=\text { Disabled } \\ & 001=2 \mathrm{~s} \\ & 010=4 \mathrm{~s} \\ & 011=8 \mathrm{~s} \\ & 100=16 \mathrm{~s} \\ & 101=32 \mathrm{~s} \\ & 110=64 \mathrm{~s} \\ & 111=128 \mathrm{~s} \end{aligned}$ |  |

Register 4025h RTC Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :--- | :--- | :--- | :--- | :--- |
| R16422 <br> $(4026 \mathrm{~h})$ <br> RTC Trim | $9: 0$ | RTC_TRIM <br> $[9: 0]$ | $00 \_0000 \_0$ <br> 000 | RTC frequency trim. Value is a 10bit fixed point <4,6> <br> 2's complement number. MSB Scaling $=-8 \mathrm{~Hz}$. <br> The register indicates the error (in Hz) with respect to <br> the ideal 32768Hz) of the input crystal frequency. <br> Protected by security key. |  |

Register 4026h RTC Trim

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16429 (402Dh) AuxADC Data | 15:12 | AUX_DATA_S RC [3:0] | 0000 | AUXADC Data Source $\begin{aligned} & 1=\text { GPIO10 } \\ & 2=\text { GPIO11 } \\ & 3=\text { GPIO12 } \\ & 5=\text { Chip Temperature } \\ & 7=\text { PVDD voltage } \end{aligned}$ <br> All other values are Reserved |  |
|  | 11:0 | $\begin{aligned} & \text { AUX_DATA } \\ & {[11: 0]} \end{aligned}$ | $\begin{gathered} 0000 \_0000 \\ \_0000 \end{gathered}$ | AUXADC Measurement Data <br> Voltage $(\mathrm{mV})=$ AUX_DATA $\times 1.465$ <br> ChipTemp $\left({ }^{\circ} \mathrm{C}\right)=(498-$ AUX_DATA $) / 1.09$ |  |

Register 402Dh AuxADC Data

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16430 <br> (402Eh) <br> AuxADC <br> Control | 15 | AUX_ENA | 0 | AUXADC Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> Note - this bit is reset to 0 when the OFF power state is entered. |  |
|  | 14 | $\begin{aligned} & \text { AUX_CVT_EN } \\ & \text { A } \end{aligned}$ | 0 | AUXADC Conversion Enable <br> 0 = Disabled <br> 1 = Enabled <br> In automatic mode, conversions are enabled by setting this bit. <br> In manual mode (AUX_RATE = 0), setting this bit will initiate a conversion; the bit is reset automatically after each conversion. |  |
|  | 12 | AUX_SLPENA | 0 | AUXADC SLEEP Enable $\begin{array}{\|l} 0=\text { Disabled } \\ 1=\text { Controlled by AUX_ENA } \\ \hline \end{array}$ |  |
|  | 5:0 | $\begin{aligned} & \text { AUX_RATE } \\ & \text { [5:0] } \end{aligned}$ | 00_0000 | AUXADC Conversion Rate <br> 0 = Manual <br> 1 = 2 samples/s <br> 2 = 4 samples $/ \mathrm{s}$ <br> 3 = 6 samples/s <br> $31=62$ samples/s <br> 32 = Reserved <br> $33=16$ samples $/ \mathrm{s}$ <br> $34=32$ samples/s <br> $35=48$ samples $/ \mathrm{s}$ <br> $63=496$ samples/s |  |

Register 402Eh AuxADC Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16431 <br> (402Fh) <br> AuxADC <br> Source | 6 | AUX_PVDD_S <br> EL | 0 | AUXADC PVDD input select <br> $0=$ Disable PVDD measurement <br> $1=$ Enable PVDD measurement |  |
|  | 4 | AUX_CHIP_TE <br> MP_SEL | 0 | AUXADC Chip Temp input select <br> $0=$ Disable Chip Temp measurement <br> $1=$ Enable Chip Temp measurement | AUXADC GPIO12 input select <br> $0=$ Disable GPIO12 measurement <br> $1=$ Enable GPIO12 measurement |
|  | 2 | AUX_GPIO12_ <br> SEL | 0 | AUXADC GPIO11 input select <br> $0=$ Disable GPIO11 measurement <br> $1=$ Enable GPIO11 measurement |  |
|  | 1 | 0 | AUX_GPIO11_ <br> SEL <br> SEL_GPIO10_ | 0 | AUXADC GPIO10 input select <br> $0=$ Disable GPIO10 measurement <br> $1=$ Enable GPIO10 measurement |

Register 402Fh AuxADC Source

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16432 <br> (4030h) <br> Comparator <br> Control | 11 | DCOMP4_STS | 0 | Digital Comparator 4 status <br> 0 = Comparator 4 threshold not detected <br> 1 = Comparator 4 threshold detected <br> (Trigger is controlled by DCMP4_GT) |  |
|  | 10 | DCOMP3_STS | 0 | Digital Comparator 3 status <br> 0 = Comparator 3 threshold not detected <br> 1 = Comparator 3 threshold detected <br> (Trigger is controlled by DCMP3_GT) |  |
|  | 9 | DCOMP2_STS | 0 | Digital Comparator 2 status <br> $0=$ Comparator 2 threshold not detected <br> 1 = Comparator 2 threshold detected <br> (Trigger is controlled by DCMP2_GT) |  |
|  | 8 | DCOMP1_STS | 0 | Digital Comparator 1 status <br> 0 = Comparator 1 threshold not detected <br> 1 = Comparator 1 threshold detected <br> (Trigger is controlled by DCMP1_GT) |  |
|  | 3 | DCMP4_ENA | 0 | Digital Comparator 4 Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 2 | DCMP3_ENA | 0 | Digital Comparator 3 Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 1 | DCMP2_ENA | 0 | Digital Comparator 2 Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 0 | DCMP1_ENA | 0 | Digital Comparator 1 Enable $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |

Register 4030h Comparator Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16433 } \\ & \text { (4031h) } \\ & \text { Comparator } \\ & 1 \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DCMP1_SRC } \\ & {[2: 0]} \end{aligned}$ | 000 | Digital Comparator 1 source select $\begin{aligned} & 0=\text { Reserved } \\ & 1=\text { GPIO10 } \\ & 2=\text { GPIO11 } \\ & 3=\text { GPIO12 } \\ & 4=\text { Reserved } \\ & 5=\text { Chip Temperature } \\ & 6=\text { Reserved } \\ & 7=\text { PVDD voltage } \end{aligned}$ |  |
|  | 12 | DCMP1_GT | 0 | Digital Comparator 1 interrupt control <br> $0=$ interrupt when less than threshold <br> 1 = interrupt when greater than or equal to threshold |  |
|  | 11:0 | $\begin{aligned} & \text { DCMP1_THR } \\ & \text { [11:0] } \end{aligned}$ | $\begin{gathered} 0000 \_0000 \\ \text { _0000 } \end{gathered}$ | Digital Comparator 1 threshold <br> (12-bit unsigned binary number; coding is the same as AUX_DATA) |  |

Register 4031h Comparator 1

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16434 <br> $(4032 h)$ <br> Comparator <br> 2 | $15: 13$ | DCMP2_SRC <br> $[2: 0]$ | 000 | Digital Comparator 2 source select <br> $0=$ Reserved <br> $1=$ GPIO10 <br> $2=$ GPIO11 <br> $3=$ GPIO12 <br> $4=$ Reserved <br> $5=$ Chip Temperature <br> $6=$ Reserved <br> $7=$ PVDD voltage |  |
|  | 12 | DCMP2_GT | 0 | Digital Comparator 2 interrupt control <br> $0=$ interrupt when less than threshold <br> $1=$ interrupt when greater than or equal to threshold |  |

Register 4032h Comparator 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16435 <br> (4033h) <br> Comparator <br> 3 | $15: 13$ | DCMP3_SRC <br> $[2: 0]$ | 000 | Digital Comparator 3 source select <br> $0=$ Reserved <br> $1=$ GPIO10 <br> $2=$ GPIO11 <br> $3=$ GPIO12 <br> $4=$ Reserved <br> $5=$ Chip Temperature <br> $6=$ Reserved <br> $7=$ PVDD voltage |  |
|  |  | 12 | DCMP3_GT | 0 | Digital Comparator 3 interrupt control <br> $0=$ interrupt when less than threshold <br> $1=$ interrupt when greater than or equal to threshold |

Register 4033h Comparator 3

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16436 <br> $(4034 \mathrm{~h})$ <br> Comparator <br> 4 | $15: 13$ | DCMP4_SRC <br> $[2: 0]$ | 000 | Digital Comparator 4 source select <br> $0=$ Backup Battery voltage <br> $1=$ GPIO10 <br> $2=$ GPIO11 <br> $3=$ GPIO12 <br> $4=$ Reserved <br> $5=$ Chip Temperature <br> $6=$ Reserved <br> $7=$ PVDD voltage |  |
|  | 12 | DCMP4_GT | 0 | Digital Comparator 4 interrupt control <br> $0=$ interrupt when less than threshold <br> $1=$ interrupt when greater than or equal to threshold |  |

Register 4034h Comparator 4

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16440 <br> (4038h) <br> GPIO1 <br> Control | 15 | GP1_DIR | 1 | GPIO1 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \\ & \hline \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP1_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | GPIO1 Pull-Up / Pull-Down configuration $00=$ No pull resistor <br> 01 = Pull-down enabled <br> $10=$ Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{array}{\|l} \text { GP1_INT_MOD } \\ \mathrm{E} \end{array}$ | 0 | GPIO1 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP1_POL=1) or falling edge triggered (if GP1_POL=0) 1 = GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{array}{\|l} \text { GP1_PWR_DO } \\ \mathrm{M} \end{array}$ | 0 | GPIO1 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \end{aligned}$ |  |
|  | 10 | GP1_POL | 1 | GPIO1 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP1_OD | 0 | GPIO1 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP1_ENA | 0 | GPIO1 Enable control <br> $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 3:0 | GP1_FN [3:0] | 0000 | GPIO1 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input <br> 11 = HW Enable2 input <br> 12 = HW Control 1 input <br> 13 = HW Control2 input <br> 14 = HW Control 1 input (long de-bounce) <br> 15 = HW Control2 input (long de-bounce) <br> Output functions: <br> 0 = GPIO output <br> $1=32.768 \mathrm{kHz}$ oscillator output <br> 2 = ON state <br> 3 = SLEEP state <br> 4 = Power State Change <br> 5 = Reserved <br> 6 = Reserved <br> 7 = Reserved <br> 8 = DC-DC1 DVS Done <br> 9 = DC-DC2 DVS Done <br> 10 = External Power Enable1 <br> 11 = External Power Enable2 <br> 12 = System Supply Good (SYSOK) <br> 13 = Converter Power Good (PWR_GOOD) <br> 14 = External Power Clock (2MHz) <br> 15 = Auxiliary Reset |  |

Register 4038h GPIO1 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16441 } \\ & \text { (4039h) } \end{aligned}$ <br> GPIO2 <br> Control | 15 | GP2_DIR | 1 | GPIO2 pin direction $\begin{array}{\|l} 0=\text { Output } \\ 1=\text { Input } \end{array}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP2_PULL } \\ & \text { [1:0] } \end{aligned}$ | 01 | GPIO2 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> $10=$ Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \mathrm{GP} 2 \_I N T \_M O D \\ & \mathrm{E} \end{aligned}$ | 0 | GPIO2 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP2_POL=1) or falling edge triggered (if GP2_POL=0) $1=$ GPIO interrupt is triggered on rising and falling |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | edges |  |
|  | 11 | $\begin{aligned} & \hline \text { GP2_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | $\begin{aligned} & \text { GPIO2 Power Domain select } \\ & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \\ & \hline \end{aligned}$ |  |
|  | 10 | GP2_POL | 1 | $\begin{array}{\|l\|} \hline \text { GPIO2 Polarity select } \\ 0=\text { Inverted (active low) } \\ 1=\text { Non-Inverted (active high) } \\ \hline \end{array}$ |  |
|  | 9 | GP2_OD | 0 | GPIO2 Output pin configuration $0=\text { CMOS }$ <br> 1 = Open Drain |  |
|  | 7 | GP2_ENA | 0 | GPIO2 Enable control <br> $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |
|  | 3:0 | GP2_FN [3:0] | 0000 | ```GPIO2 Pin Function Input functions: 0 = GPIO input (long de-bounce) 1 = GPIO input 2 = Power On/Off request 3 = Sleep/Wake request 4 = Sleep/Wake request (long de-bounce) 5 = Sleep request 6 = Power On request 7 = Watchdog Reset input 8 = DVS1 input 9 = DVS2 input 10 = HW Enable1 input 11 = HW Enable2 input 12 = HW Control1 input 13 = HW Control2 input 14 = HW Control1 input (long de-bounce) 15 = HW Control2 input (long de-bounce) Output functions: \(0=\) GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output \(2=\mathrm{ON}\) state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved 8 = DC-DC1 DVS Done 9 = DC-DC2 DVS Done 10 = External Power Enable1 11 = External Power Enable2 12 = System Supply Good (SYSOK) 13 = Converter Power Good (PWR_GOOD) 14 = External Power Clock (2MHz) 15 = Auxiliary Reset``` |  |

[^3]| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16442 (403Ah) GPIO3 Control | 15 | GP3_DIR | 1 | $\begin{aligned} & \text { GPIO3 pin direction } \\ & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP3_PULL } \\ & \text { [1:0] } \end{aligned}$ | 01 | $\begin{aligned} & \text { GPIO3 Pull-Up } / \text { Pull-Down configuration } \\ & 00=\text { No pull resistor } \\ & 01=\text { Pull-down enabled } \\ & 10=\text { Pull-up enabled } \\ & 11=\text { Reserved } \end{aligned}$ |  |
|  | 12 |  | 0 | GPIO3 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP3_POL=1) or falling edge triggered (if GP3_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP3_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | $\begin{aligned} & \text { GPIO3 Power Domain select } \\ & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \\ & \hline \end{aligned}$ |  |
|  | 10 | GP3_POL | 1 | GPIO3 Polarity select <br> $0=$ Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP3_OD | 0 | GPIO3 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP3_ENA | 0 | GPIO3 Enable control <br> $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |
|  | 3:0 | GP3_FN [3:0] | 0000 | ```GPIO3 Pin Function Input functions: 0 = GPIO input (long de-bounce) 1 = GPIO input 2 = Power On/Off request 3 = Sleep/Wake request 4 = Sleep/Wake request (long de-bounce) 5 = Sleep request 6 = Power On request 7 = Watchdog Reset input 8 = DVS1 input 9 = DVS2 input 10 = HW Enable1 input 11 = HW Enable2 input 12 = HW Control1 input 13 = HW Control2 input 14 = HW Control1 input (long de-bounce) 15 = HW Control2 input (long de-bounce) Output functions: 0 = GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output \(2=\) ON state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved``` |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline 8=\text { DC-DC1 DVS Done } \\ & 9=\text { DC-DC2 DVS Done } \\ & 10=\text { External Power Enable1 } \\ & 11=\text { External Power Enable2 } \\ & 12 \text { = System Supply Good (SYSOK) } \\ & 13=\text { Converter Power Good (PWR_GOOD) } \\ & 14=\text { External Power Clock (2MHz) } \\ & 15=\text { Auxiliary Reset } \end{aligned}$ |  |

## Register 403Ah GPIO3 Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16443 <br> (403Bh) <br> GPIO4 <br> Control | 15 | GP4_DIR | 1 | GPIO4 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP4_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | GPIO4 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP4_INT_MOD } \\ & \mathrm{E} \end{aligned}$ | 0 | GPIO4 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP4_POL=1) or falling edge triggered (if GP4_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP4_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO4 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |  |
|  | 10 | GP4_POL | 1 | GPIO4 Polarity select <br> $0=$ Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP4_OD | 0 | GPIO4 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP4_ENA | 0 | GPIO4 Enable control <br> $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |
|  | 3:0 | GP4_FN [3:0] | 0000 | GPIO4 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input <br> 11 = HW Enable2 input <br> 12 = HW Control 1 input |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 13 = HW Control2 input <br> 14 = HW Control 1 input (long de-bounce) <br> 15 = HW Control2 input (long de-bounce) <br> Output functions: <br> 0 = GPIO output <br> $1=32.768 \mathrm{kHz}$ oscillator output <br> 2 = ON state <br> 3 = SLEEP state <br> 4 = Power State Change <br> 5 = Reserved <br> 6 = Reserved <br> 7 = Reserved <br> 8 = DC-DC1 DVS Done <br> 9 = DC-DC2 DVS Done <br> 10 = External Power Enable1 <br> 11 = External Power Enable2 <br> 12 = System Supply Good (SYSOK) <br> 13 = Converter Power Good (PWR_GOOD) <br> 14 = External Power Clock (2MHz) <br> $15=$ Auxiliary Reset |  |

Register 403Bh GPIO4 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16444 } \\ & \text { (403Ch) } \\ & \text { GPIO5 } \\ & \text { Control } \end{aligned}$ | 15 | GP5_DIR | 1 | GPIO5 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP5_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | GPIO5 Pull-Up / Pull-Down configuration $00=$ No pull resistor <br> 01 = Pull-down enabled <br> $10=$ Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP5_INT_MOD } \\ & \mathrm{E} \end{aligned}$ | 0 | GPIO5 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP5_POL=1) or falling edge triggered (if GP5_POL=0) 1 = GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP5_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO5 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |  |
|  | 10 | GP5_POL | 1 | GPIO5 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP5_OD | 0 | GPIO5 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP5_ENA | 0 | GPIO5 Enable control <br> $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |
|  | 3:0 | GP5_FN [3:0] | 0000 | GPIO5 Pin Function Input functions: |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ```0 = GPIO input (long de-bounce) 1 = GPIO input 2 = Power On/Off request 3 = Sleep/Wake request 4 = Sleep/Wake request (long de-bounce) 5 = Sleep request 6 = Power On request 7 = Watchdog Reset input 8 = DVS1 input 9 = DVS2 input 10 = HW Enable1 input 11 = HW Enable2 input 12 = HW Control 1 input 13 = HW Control2 input 14 = HW Control1 input (long de-bounce) 15 = HW Control2 input (long de-bounce) Output functions: 0 = GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output \(2=\mathrm{ON}\) state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved 8 = DC-DC1 DVS Done 9 = DC-DC2 DVS Done 10 = External Power Enable1 11 = External Power Enable2 12 = System Supply Good (SYSOK) 13 = Converter Power Good (PWR_GOOD) 14 = External Power Clock (2MHz) 15 = Auxiliary Reset``` |  |

Register 403Ch GPIO5 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16445 } \\ & \text { (403Dh) } \\ & \text { GPIO6 } \\ & \text { Control } \end{aligned}$ | 15 | GP6_DIR | 1 | GPIO6 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \\ & \hline \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP6_PULL } \\ & \text { [1:0] } \end{aligned}$ | 01 | GPIO6 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP6_INT_MOD } \\ & \mathrm{E} \end{aligned}$ | 0 | GPIO6 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP6_POL=1) or falling edge triggered (if GP6_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | GP6_PWR_DO | 0 | GPIO6 Power Domain select |  |

PD, February 2012, Rev 4.0

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | M |  | $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |  |
|  | 10 | GP6_POL | 1 | GPIO6 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP6_OD | 0 | GPIO6 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP6_ENA | 0 | GPIO6 Enable control $0=$ GPIO pin is tri-stated 1 = Normal operation |  |
|  | 3:0 | GP6_FN [3:0] | 0000 | GPIO6 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input <br> 11 = HW Enable2 input <br> 12 = HW Control1 input <br> 13 = HW Control2 input <br> 14 = HW Control1 input (long de-bounce) <br> 15 = HW Control2 input (long de-bounce) <br> Output functions: <br> 0 = GPIO output <br> $1=32.768 \mathrm{kHz}$ oscillator output <br> 2 = ON state <br> 3 = SLEEP state <br> 4 = Power State Change <br> 5 = Reserved <br> 6 = Reserved <br> 7 = Reserved <br> 8 = DC-DC1 DVS Done <br> 9 = DC-DC2 DVS Done <br> 10 = External Power Enable1 <br> 11 = External Power Enable2 <br> 12 = System Supply Good (SYSOK) <br> 13 = Converter Power Good (PWR_GOOD) <br> 14 = External Power Clock (2MHz) <br> 15 = Auxiliary Reset |  |

Register 403Dh GPIO6 Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16446 (403Eh) GPIO7 Control | 15 | GP7_DIR | 1 | $\begin{aligned} & \text { GPIO7 pin direction } \\ & 0=\text { Output } \\ & 1=\text { Input } \\ & \hline \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \hline \text { GP7_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | $\begin{aligned} & \text { GPIO7 Pull-Up / Pull-Down configuration } \\ & 00=\text { No pull resistor } \\ & 01=\text { Pull-down enabled } \\ & 10=\text { Pull-up enabled } \\ & 11 \text { = Reserved } \end{aligned}$ |  |
|  | 12 | E $\underset{\text { GP7_INT_MOD }}{ }$ | 0 | GPIO7 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP7_POL=1) or falling edge triggered (if GP7_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP7_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | $\begin{aligned} & \text { GPIO7 Power Domain select } \\ & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \end{aligned}$ |  |
|  | 10 | GP7_POL | 1 | GPIO7 Polarity select <br> $0=$ Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP7_OD | 0 | $\begin{aligned} & \text { GPIO7 Output pin configuration } \\ & 0=\text { CMOS } \\ & 1=\text { Open Drain } \\ & \hline \end{aligned}$ |  |
|  | 7 | GP7_ENA | 0 | GPIO7 Enable control <br> $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |
|  | 3:0 | GP7_FN [3:0] | 0000 | ```GPIO7 Pin Function Input functions: 0 = GPIO input (long de-bounce) 1 = GPIO input 2 = Power On/Off request 3 = Sleep/Wake request 4 = Sleep/Wake request (long de-bounce) 5 = Sleep request 6 = Power On request 7 = Watchdog Reset input 8 = DVS1 input 9 = DVS2 input 10 = HW Enable1 input 11 = HW Enable2 input 12 = HW Control1 input 13 = HW Control2 input 14 = HW Control1 input (long de-bounce) 15 = HW Control2 input (long de-bounce) Output functions: \(0=\) GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output \(2=\mathrm{ON}\) state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved``` |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline 8 \text { = DC-DC1 DVS Done } \\ & 9 \text { = DC-DC2 DVS Done } \\ & 10 \text { = External Power Enable1 } \\ & 11 \text { = External Power Enable2 } \\ & 12 \text { = System Supply Good (SYSOK) } \\ & 13 \text { = Converter Power Good (PWR_GOOD) } \\ & 14 \text { = External Power Clock (2MHz) } \\ & 15 \text { = Auxiliary Reset } \end{aligned}$ |  |

## Register 403Eh GPIO7 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16447 <br> (403Fh) <br> GPIO8 <br> Control | 15 | GP8_DIR | 1 | GPIO8 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP8_PULL } \\ & \text { [1:0] } \end{aligned}$ | 01 | GPIO8 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP8_INT_MOD } \\ & \text { E } \end{aligned}$ | 0 | GPIO8 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP8_POL=1) or falling edge triggered (if GP8_POL=0) 1 = GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP8_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO8 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \end{aligned}$ |  |
|  | 10 | GP8_POL | 1 | GPIO8 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP8_OD | 0 | GPIO8 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP8_ENA | 0 | GPIO8 Enable control $0=$ GPIO pin is tri-stated 1 = Normal operation |  |
|  | 3:0 | GP8_FN [3:0] | 0000 | GPIO8 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input <br> 11 = HW Enable2 input <br> 12 = HW Control 1 input |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ```13 = HW Control2 input 14 = HW Control1 input (long de-bounce) 15 = HW Control2 input (long de-bounce) Output functions: 0 = GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output 2 = ON state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved 8 = DC-DC1 DVS Done 9 = DC-DC2 DVS Done 10 = External Power Enable1 11 = External Power Enable2 12 = System Supply Good (SYSOK) 13 = Converter Power Good (PWR_GOOD) 14 = External Power Clock (2MHz) 15 = Auxiliary Reset``` |  |

Register 403Fh GPIO8 Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16448 <br> (4040h) <br> GPIO9 <br> Control | 15 | GP9_DIR | 1 | GPIO9 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \\ & \hline \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP9_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | GPIO9 Pull-Up / Pull-Down configuration $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP9_INT_MOD } \\ & \mathrm{E} \end{aligned}$ | 0 | GPIO9 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP9_POL=1) or falling edge triggered (if GP9_POL=0) 1 = GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP9_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO9 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \end{aligned}$ |  |
|  | 10 | GP9_POL | 1 | GPIO9 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP9_OD | 0 | GPIO9 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP9_ENA | 0 | GPIO9 Enable control $0=$ GPIO pin is tri-stated 1 = Normal operation |  |
|  | 3:0 | GP9_FN [3:0] | 0000 | GPIO9 Pin Function Input functions: |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ```0 = GPIO input (long de-bounce) 1 = GPIO input 2 = Power On/Off request 3 = Sleep/Wake request 4 = Sleep/Wake request (long de-bounce) 5 = Sleep request 6 = Power On request 7 = Watchdog Reset input 8 = DVS1 input 9 = DVS2 input 10 = HW Enable1 input 11 = HW Enable2 input 12 = HW Control1 input 13 = HW Control2 input 14 = HW Control 1 input (long de-bounce) \(15=\) HW Control2 input (long de-bounce) Output functions: 0 = GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output \(2=\mathrm{ON}\) state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved 8 = DC-DC1 DVS Done 9 = DC-DC2 DVS Done 10 = External Power Enable1 11 = External Power Enable2 12 = System Supply Good (SYSOK) 13 = Converter Power Good (PWR_GOOD) 14 = External Power Clock (2MHz) 15 = Auxiliary Reset``` |  |

Register 4040h GPIO9 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16449 <br> (4041h) <br> GPIO10 <br> Control | 15 | GP10_DIR | 1 | GPIO10 pin direction <br> $0=$ Output <br> $1=$ Input |  |
|  | $14: 13$ | GP10_PULL <br> [1:0] | 01 | GPIO10 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> $01=$ Pull-down enabled <br> $10=$ Pull-up enabled <br> $11=$ Reserved |  |
|  | 12 | GP10_INT_MO <br> DE | 0 | GPIO10 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if <br> GP10_POL=1) or falling edge triggered (if <br> GP10_POL=0) <br> $1=$ GPIO interrupt is triggered on rising and falling <br> edges |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 11 | $\begin{aligned} & \text { GP10_PWR_D } \\ & \text { OM } \end{aligned}$ | 0 | GPIO10 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |  |
|  | 10 | GP10_POL | 1 | GPIO10 Polarity select $\begin{aligned} & 0=\text { Inverted (active low) } \\ & 1=\text { Non-Inverted (active high) } \end{aligned}$ |  |
|  | 9 | GP10_OD | 0 | GPIO10 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP10_ENA | 0 | GPIO10 Enable control $0=$ GPIO pin is tri-stated 1 = Normal operation |  |
|  | 3:0 | GP10_FN [3:0] | 0000 | GPIO10 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input <br> 11 = HW Enable2 input <br> 12 = HW Control1 input <br> 13 = HW Control2 input <br> 14 = HW Control1 input (long de-bounce) <br> 15 = HW Control2 input (long de-bounce) <br> Output functions: <br> $0=$ GPIO output <br> $1=32.768 \mathrm{kHz}$ oscillator output <br> 2 = ON state <br> 3 = SLEEP state <br> 4 = Power State Change <br> 5 = Reserved <br> 6 = Reserved <br> 7 = Reserved <br> 8 = DC-DC1 DVS Done <br> 9 = DC-DC2 DVS Done <br> 10 = External Power Enable1 <br> 11 = External Power Enable2 <br> 12 = System Supply Good (SYSOK) <br> 13 = Converter Power Good (PWR_GOOD) <br> 14 = External Power Clock (2MHz) <br> 15 = Auxiliary Reset |  |

Register 4041h GPIO10 Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { R16450 } \\ & \text { (4042h) } \\ & \text { GPIO11 } \\ & \text { Control } \end{aligned}$ | 15 | GP11_DIR | 1 | $\begin{array}{\|l} \hline \text { GPIO11 pin direction } \\ 0=\text { Output } \\ 1=\text { Input } \\ \hline \end{array}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP11_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | $\begin{aligned} & \text { GPIO11 Pull-Up } / \text { Pull-Down configuration } \\ & 00=\text { No pull resistor } \\ & 01=\text { Pull-down enabled } \\ & 10=\text { Pull-up enabled } \\ & 11=\text { Reserved } \\ & \hline \end{aligned}$ |  |
|  | 12 | $\begin{array}{\|l} \hline \text { GP11_INT_MO } \\ \text { DE } \end{array}$ | 0 | GPIO11 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP11_POL=1) or falling edge triggered (if GP11_POL=0) <br> $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | GP11_PWR_D OM | 0 | GPIO11 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \\ & \hline \end{aligned}$ |  |
|  | 10 | GP11_POL | 1 | $\begin{array}{\|l\|l\|} \hline \text { GPIO11 Polarity select } \\ 0=\text { Inverted (active low) } \\ 1=\text { Non-Inverted (active high) } \\ \hline \end{array}$ |  |
|  | 9 | GP11_OD | 0 | GPIO11 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP11_ENA | 0 | GPIO11 Enable control $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |
|  | 3:0 | GP11_FN [3:0] | 0000 | GPIO11 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input <br> 11 = HW Enable2 input <br> 12 = HW Control 1 input <br> 13 = HW Control2 input <br> 14 = HW Control1 input (long de-bounce) <br> 15 = HW Control2 input (long de-bounce) <br> Output functions: <br> $0=$ GPIO output <br> $1=32.768 \mathrm{kHz}$ oscillator output <br> $2=\mathrm{ON}$ state <br> 3 = SLEEP state <br> 4 = Power State Change <br> 5 = Reserved <br> $6=$ Reserved |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline 7 \text { = Reserved } \\ & 8=\text { DC-DC1 DVS Done } \\ & 9=\text { DC-DC2 DVS Done } \\ & 10=\text { External Power Enable1 } \\ & 11 \text { = External Power Enable2 } \\ & 12 \text { = System Supply Good (SYSOK) } \\ & 13=\text { Converter Power Good (PWR_GOOD) } \\ & 14=\text { External Power Clock (2MHz) } \\ & 15=\text { Auxiliary Reset } \\ & \hline \end{aligned}$ |  |

Register 4042h GPIO11 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16451 <br> (4043h) <br> GPIO12 <br> Control | 15 | GP12_DIR | 1 | GPIO12 pin direction 0 = Output <br> 1 = Input |  |
|  | 14:13 | GP12_PULL [1:0] | 01 | GPIO12 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP12_INT_MO } \\ & \text { DE } \end{aligned}$ | 0 | GPIO12 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP12_POL=1) or falling edge triggered (if GP12_POL=0) <br> $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP12_PWR_D } \\ & \text { OM } \end{aligned}$ | 0 | GPIO12 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |  |
|  | 10 | GP12_POL | 1 | GPIO12 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP12_OD | 0 | GPIO12 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 7 | GP12_ENA | 0 | GPIO12 Enable control $0=$ GPIO pin is tri-stated 1 = Normal operation |  |
|  | 3:0 | GP12_FN [3:0] | 0000 | GPIO12 Pin Function <br> Input functions: <br> 0 = GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 11 = HW Enable2 input <br> 12 = HW Control 1 input <br> 13 = HW Control2 input <br> 14 = HW Control1 input (long de-bounce) <br> 15 = HW Control2 input (long de-bounce) <br> Output functions: <br> 0 = GPIO output <br> $1=32.768 \mathrm{kHz}$ oscillator output <br> 2 = ON state <br> 3 = SLEEP state <br> 4 = Power State Change <br> 5 = Reserved <br> 6 = Reserved <br> 7 = Reserved <br> 8 = DC-DC1 DVS Done <br> 9 = DC-DC2 DVS Done <br> 10 = External Power Enable1 <br> 11 = External Power Enable2 <br> 12 = System Supply Good (SYSOK) <br> 13 = Converter Power Good (PWR_GOOD) <br> 14 = External Power Clock (2MHz) <br> 15 = Auxiliary Reset |  |

Register 4043h GPIO12 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |  |
| :--- | :---: | :--- | :--- | :--- | :--- |
| R16460 <br> (404Ch) <br> Status LED <br> 1 | $15: 14$ | LED1_SRC <br> [1:0] |  | 11 | LED1 Source <br> (Selects the LED1 function.) <br> $00=$ Off <br> $01=$ Power State Status <br> $10=$ Reserved <br> $11=$ Manual Mode <br> Note - LED1 also indicates completion of OTP Auto <br> Program |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1:0 | $\begin{aligned} & \text { LED1_DUTY_C } \\ & \text { YC [1:0] } \end{aligned}$ | 10 | LED1 Duty Cycle (On:Off ratio) <br> (when LED1_MODE = Continuous Pulsed or Pulsed Sequence) $\begin{aligned} & 00=1: 1(50 \% \text { on }) \\ & 01=1: 2(33.3 \% \text { on }) \\ & 10=1: 3(25 \% \text { on }) \\ & 11=1: 7(12.5 \% \text { on }) \end{aligned}$ |  |

Register 404Ch Status LED 1

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \text { R16461 } \\ \text { (404Dh) } \\ \text { Status LED } \\ 2 \end{array}$ | 15:14 | $\begin{aligned} & \text { LED2_SRC } \\ & {[1: 0]} \end{aligned}$ | 11 | LED2 Source <br> (Selects the LED2 function.) $\begin{aligned} & 00=\text { Off } \\ & 01=\text { Power State Status } \\ & 10=\text { Reserved } \\ & 11=\text { Manual Mode } \end{aligned}$ <br> Note - LED2 also indicates an OTP Auto Program Error condition |  |
|  | 9:8 | $\begin{aligned} & \text { LED2_MODE } \\ & {[1: 0]} \end{aligned}$ | 00 | LED2 Mode <br> (Controls LED2 in Manual Mode only.) $\begin{aligned} & 00=\text { Off } \\ & 01=\text { Constant } \\ & 10=\text { Continuous Pulsed } \\ & 11=\text { Pulsed Sequence } \end{aligned}$ |  |
|  | 5:4 | $\begin{aligned} & \text { LED2_SEQ_LE } \\ & \text { N [1:0] } \end{aligned}$ | 10 | LED2 Pulse Sequence Length $\begin{aligned} & \text { (when LED2_MODE = Pulsed Sequence) } \\ & 00=1 \text { pulse } \\ & 01=2 \text { pulses } \\ & 10=4 \text { pulses } \\ & 11=7 \text { pulses } \end{aligned}$ |  |
|  | 3:2 | $\begin{array}{\|l\|} \hline \text { LED2_DUR } \\ {[1: 0]} \end{array}$ | 01 | LED2 On time $\begin{aligned} & \text { (when LED2_MODE = Continuous Pulsed or Pulsed } \\ & \text { Sequence) } \\ & 00=1 \text { second } \\ & 01=250 \mathrm{~ms} \\ & 10=125 \mathrm{~ms} \\ & 11=62.5 \mathrm{~ms} \\ & \hline \end{aligned}$ |  |
|  | 1:0 | $\begin{aligned} & \text { LED2_DUTY_C } \\ & \text { YC [1:0] } \end{aligned}$ | 10 | $\begin{aligned} & \hline \text { LED2 Duty Cycle (On:Off ratio) } \\ & \text { (when LED2_MODE = Continuous Pulsed or Pulsed } \\ & \text { Sequence) } \\ & 00=1: 1(50 \% \text { on }) \\ & 01=1: 2(33.3 \% \text { on }) \\ & 10=1: 3(25 \% \text { on }) \\ & 11=1: 7(12.5 \% \text { on }) \\ & \hline \end{aligned}$ |  |

[^4]| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16464 <br> (4050h) <br> DCDC <br> Enable | 7 | EPE2_ENA | 0 | EPE2 Enable request $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> (Note that the actual status is indicated in EPE2_STS) |  |
|  | 6 | EPE1_ENA | 0 | EPE1 Enable request $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> (Note that the actual status is indicated in EPE1_STS) |  |
|  | 3 | DC4_ENA | 0 | DC-DC4 Enable request $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> (Note that the actual status is indicated in DC4_STS) |  |
|  | 2 | DC3_ENA | 0 | DC-DC3 Enable request $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> (Note that the actual status is indicated in DC3 STS) |  |
|  | 1 | DC2_ENA | 0 | DC-DC2 Enable request $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> (Note that the actual status is indicated in DC2_STS) |  |
|  | 0 | DC1_ENA | 0 | DC_DC1 Enable request <br> 0 = Disabled <br> 1 = Enabled <br> (Note that the actual status is indicated in DC1_STS) |  |

Register 4050h DCDC Enable

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16465 <br> (4051h) <br> LDO Enable | 10 | LDO11_ENA | 0 | LDO11 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO11_STS) |  |
|  | 9 | LDO10_ENA | 0 | LDO10 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO10_STS) |  |
|  | 8 | LDO9_ENA | 0 | LDO9 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO9_STS) |  |
|  | 7 | LDO8_ENA | 0 | LDO8 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO8_STS) |  |
|  | 5 | LDO7_ENA | 0 | LDO7 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO7_STS) |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :--- | :--- |
|  |  |  |  |  | (Note that the actual status is indicated in LDO6_STS) |
|  | 4 | LDO5_ENA | 0 | LDO5 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO5_STS) |  |
|  | 3 | LDO4_ENA | 0 | LDO4 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO4_STS) |  |
|  | 2 | LDO3_ENA | 0 | LDO3 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO3_STS) |  |
|  | 1 | LDO2_ENA | 0 | LDO2 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO2_STS) |  |
|  | 0 | LDO1_ENA | 0 | LDO1 Enable request <br> $0=$ Disabled <br> $1=$ Enabled <br> (Note that the actual status is indicated in LDO1_STS) |  |

Register 4051h LDO Enable

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16466 <br> $(4052 h)$ <br> DCDC <br> Status | 7 | EPE2_STS | 0 | EPE2 Status <br> $0=$ Disabled <br> $1=$ Enabled |  |
|  | 6 | EPE1_STS | 0 | EPE1 Status <br> $0=$ Disabled <br> $1=$ Enabled |  |
|  | 3 | DC4_STS | 0 | DC-DC4 Status <br> $0=$ Disabled <br> $1=$ Enabled | DC-DC3 Status <br> $0=$ Disabled <br> $1=$ Enabled |
|  | 2 | DC3_STS | 0 | DC-DC2 Status <br> $0=$ Disabled <br> $1=$ Enabled |  |

Register 4052h DCDC Status

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16467 <br> (4053h) <br> LDO Status | 10 | LDO11_STS | 0 | LDO11 Status <br> $0=$ Disabled <br> 1 = Enabled |  |
|  | 9 | LDO10_STS | 0 | LDO10 Status <br> $0=$ Disabled <br> 1 = Enabled |  |
|  | 8 | LDO9_STS | 0 | $\begin{aligned} & \text { LDO9 Status } \\ & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 7 | LDO8_STS | 0 | LDO8 Status <br> $0=$ Disabled <br> 1 = Enabled |  |
|  | 6 | LDO7_STS | 0 | LDO7 Status <br> $0=$ Disabled <br> 1 = Enabled |  |
|  | 5 | LDO6_STS | 0 | $\begin{aligned} & \hline \text { LDO6 Status } \\ & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 4 | LDO5_STS | 0 | $\begin{aligned} & \hline \text { LDO5 Status } \\ & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 3 | LDO4_STS | 0 | LDO4 Status <br> $0=$ Disabled <br> 1 = Enabled |  |
|  | 2 | LDO3_STS | 0 | $\begin{aligned} & \text { LDO3 Status } \\ & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 1 | LDO2_STS | 0 | $\begin{aligned} & \hline \text { LDO2 Status } \\ & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 0 | LDO1_STS | 0 | $\begin{aligned} & \text { LDO1 Status } \\ & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |

Register 4053h LDO Status

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :---: |
| R16468 <br> $(4054 h)$ <br> DCDC UV <br> Status | 13 | DC2_OV_STS | 0 | DC-DC2 Overvoltage Status <br> $0=$ Normal <br> $1=$ Overvoltage | 12 |
|  | DC1_OV_STS | 0 | DC-DC1 Overvoltage Status <br> $0=$ Normal <br> $1=$ Overvoltage |  |  |
|  | 9 | DC2_HC_STS | 0 | DC-DC2 High Current Status <br> $0=$ Normal <br> $1=$ High Current |  |
|  | 8 | DC1_HC_STS | 0 | DC-DC1 High Current Status <br> $0=$ Normal <br> $1=$ High Current |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :--- | :---: |
|  | 2 |  |  | DC3_UV_STS | 0 |
|  | 1 | DC2_UV_STS | 0 | DC-DC3 Undervoltage Status <br> $0=$ Normal <br> $1=$ Undervoltage | DC-DC2 Undervoltage Status <br> $0=$ Normal <br> $1=$ Undervoltage |
|  | 0 | DC1_UV_STS | 0 | DC-DC1 Undervoltage Status <br> $0=$ Normal <br> $1=$ Undervoltage |  |
|  |  |  |  |  |  |

Register 4054h DCDC UV Status

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16469 } \\ & \text { (4055h) } \\ & \text { LDO UV } \\ & \text { Status } \end{aligned}$ | 15 | $\begin{aligned} & \text { INTLDO_UV_S } \\ & \text { TS } \end{aligned}$ | 0 | LDO13 (Internal LDO) Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \end{aligned}$ |  |
|  | 9 | $\begin{aligned} & \text { LDO10_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO10 Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \end{aligned}$ |  |
|  | 8 | $\begin{aligned} & \text { LDO9_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO9 Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \\ & \hline \end{aligned}$ |  |
|  | 7 | $\begin{aligned} & \text { LDO8_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO8 Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \end{aligned}$ |  |
|  | 6 | $\begin{aligned} & \text { LDO7_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO7 Undervoltage Status $\begin{array}{\|l} 0=\text { Normal } \\ 1=\text { Undervoltage } \\ \hline \end{array}$ |  |
|  | 5 | $\begin{aligned} & \text { LDO6_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO6 Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \end{aligned}$ |  |
|  | 4 | $\begin{aligned} & \text { LDO5_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO5 Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \\ & \hline \end{aligned}$ |  |
|  | 3 | $\begin{aligned} & \text { LDO4_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO4 Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \\ & \hline \end{aligned}$ |  |
|  | 2 | $\begin{aligned} & \text { LDO3_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO3 Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \\ & \hline \end{aligned}$ |  |
|  | 1 | $\begin{aligned} & \text { LDO2_UV_ST } \\ & \mathrm{S} \end{aligned}$ | 0 | LDO2 Undervoltage Status $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Undervoltage } \end{aligned}$ |  |
|  | 0 | $\begin{aligned} & \text { LDO1_UV_ST } \\ & \text { S } \end{aligned}$ | 0 | LDO1 Undervoltage Status $\begin{array}{\|l} 0=\text { Normal } \\ 1=\text { Undervoltage } \end{array}$ |  |

Register 4055h LDO UV Status

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { R16470 } \\ & \text { (4056h) DC1 } \\ & \text { Control } 1 \end{aligned}$ | 15:14 | $\begin{aligned} & \text { DC1_RATE } \\ & {[1: 0]} \end{aligned}$ | 10 | DC-DC1 Voltage Ramp rate <br> $00=1$ step every 32us <br> 01 = 1 step every 16 us <br> $10=1$ step every 8 us <br> 11 = Immediate voltage change |  |
|  | 12 | DC1_PHASE | 0 | DC-DC1 Clock Phase Control $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Inverted } \end{aligned}$ |  |
|  | 9:8 | $\begin{aligned} & \text { DC1_FREQ } \\ & {[1: 0]} \end{aligned}$ | 00 | DC-DC1 Switching Frequency <br> 00 = Reserved <br> $01=2.0 \mathrm{MHz}$ (2.2uH output inductor) <br> $10=4.0 \mathrm{MHz}$ ( 1 uH output inductor) <br> $11=4.0 \mathrm{MHz}$ ( 0.5 uH output inductor) <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 7 | DC1_FLT | 0 | DC-DC1 Output float <br> $0=$ DC-DC1 output discharged when disabled <br> 1 = DC-DC1 output floating when disabled |  |
|  | 5:4 | $\begin{aligned} & \text { DC1_SOFT_ST } \\ & \text { ART[1:0] } \end{aligned}$ | 00 | DC-DC1 Soft-Start Control <br> (Duration in each of the 8 startup current limiting steps.) <br> $00=32$ us steps <br> $01=64$ us steps <br> $10=128$ us steps <br> $11=256$ us steps |  |
|  | 1:0 | DC1_CAP [1:0] | 00 | DC-DC1 Output Capacitor <br> $00=4.7 \mathrm{uF}$ to 20 uF <br> 01 = Reserved <br> $10=22 u F$ to 47 uF <br> 11 = Reserved <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |

Register 4056h DC1 Control 1

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16471 } \\ & \text { (4057h) DC1 } \\ & \text { Control } 2 \end{aligned}$ | 15:14 | $\begin{aligned} & \text { DC1_ERR_AC } \\ & \text { T [1:0] } \end{aligned}$ | 00 | DC-DC1 Error Action (Undervoltage) $00 \text { = Ignore }$ <br> 01 = Shut down converter <br> $10=$ Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { DC1_HWC_SR } \\ & \text { C [1:0] } \end{aligned}$ | 00 | DC-DC1 Hardware Control Source <br> 00 = Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { DC1_HWC_VS } \\ & \text { EL } \end{aligned}$ | 0 | DC-DC1 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by DC1_ON_VSEL } \\ & 1 \text { = Set by DC1_SLP_VSEL } \end{aligned}$ |  |
|  | 9:8 | DC1_HWC_M | 11 | DC-DC1 Hardware Control Operating Mode |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | ODE [1:0] |  | $\begin{aligned} & 00=\text { Forced Continuous Conduction Mode } \\ & 01=\text { Disabled } \\ & 10=\text { LDO Mode } \\ & 11=\text { Hysteretic Mode } \end{aligned}$ |  |
|  | 6:4 | $\begin{aligned} & \text { DC1_HC_THR } \\ & {[2: 0]} \end{aligned}$ | 000 | $\begin{aligned} & \text { DC-DC1 High Current threshold } \\ & 000=125 \mathrm{~mA} \\ & 001=250 \mathrm{~mA} \\ & 010=375 \mathrm{~mA} \\ & 011=500 \mathrm{~mA} \\ & 100=625 \mathrm{~mA} \\ & 101=750 \mathrm{~mA} \\ & 110=875 \mathrm{~mA} \\ & 111=1000 \mathrm{~mA} \end{aligned}$ |  |
|  | 0 | $\begin{aligned} & \text { DC1_HC_IND_ } \\ & \text { ENA } \end{aligned}$ | 0 | DC-DC1 High Current detect enable $0=\text { Disabled }$ $1 \text { = Enabled }$ |  |

Register 4057h DC1 Control 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16472 } \\ & \text { (4058h) DC1 } \\ & \text { ON Config } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DC1_ON_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 | DC-DC1 ON Slot select $000=$ Do not enable $001=$ Enable in Timeslot 1 $010=$ Enable in Timeslot 2 $011=$ Enable in Timeslot 3 $100=$ Enable in Timeslot 4 $101=$ Enable in Timeslot 5 $110=$ Controlled by Hardware Enable 1 $111=$ Controlled by Hardware Enable 2 |  |
|  | 9:8 | $\begin{aligned} & \text { DC1_ON_MOD } \\ & \text { E [1:0] } \end{aligned}$ | 01 | DC-DC1 ON Operating Mode <br> 00 = Forced Continuous Conduction Mode <br> 01 = Auto Mode (Continuous / Discontinuous <br> Conduction with Pulse-Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 6:2 | $\begin{aligned} & \text { DC1_ON_VSE } \\ & \text { L[6:2] } \end{aligned}$ | 0_0000 | DC-DC1 ON Voltage select <br> DC1_ON_VSEL [6:0] selects the DC-DC1 output voltage from 0.6 V to 1.8 V in 12.5 mV steps. <br> DC1_ON_VSEL [6:2] also exist in ICE/OTP memory, controlling the voltage in 50 mV steps. <br> DC1_ON_VSEL [6:0] is coded as follows: <br> 00 h to $08 \mathrm{~h}=0.6 \mathrm{~V}$ <br> $09 \mathrm{~h}=0.6125 \mathrm{~V}$ <br> $48 \mathrm{~h}=1.4 \mathrm{~V}$ (see note) <br> $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4 MHz switching mode is $48 \mathrm{~h}(1.4 \mathrm{~V})$. |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :---: |
|  | $1: 0$ | DC1_ON_VSE <br> L[1:0] | 00 | DC-DC1 ON Voltage select <br> DC1_ON_VSEL [6:0] selects the DC-DC1 output <br> voltage from 0.6V to 1.8 V in 12.5 mV steps. <br> See DC1_ON_VSEL [6:2] for definition. |  |

Register 4058h DC1 ON Config

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16473 } \\ & \text { (4059h) DC1 } \\ & \text { SLEEP } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DC1_SLP_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 | DC-DC1 SLEEP Slot select <br> $000=$ SLEEP voltage $/$ operating mode transition in Timeslot 5 <br> 001 = Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> 100 = Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If DC-DC1 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the converter enters its SLEEP condition. |  |
|  | 9:8 | $\begin{aligned} & \text { DC1_SLP_MO } \\ & \text { DE [1:0] } \end{aligned}$ | 11 | DC-DC1 SLEEP Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> 01 = Auto Mode (Continuous / Discontinuous <br> Conduction with Pulse-Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 6:0 | $\begin{aligned} & \text { DC1_SLP_VSE } \\ & \text { L[6:0] } \end{aligned}$ | 000_0000 | DC-DC1 SLEEP Voltage select <br> 0.6 V to 1.8 V in 12.5 mV steps $\begin{aligned} & 00 \mathrm{~h} \text { to } 08 \mathrm{~h}=0.6 \mathrm{~V} \\ & 09 \mathrm{~h}=0.6125 \mathrm{~V} \\ & \ldots \\ & 48 \mathrm{~h}=1.4 \mathrm{~V} \text { (see note) } \\ & \ldots \\ & 67 \mathrm{~h}=1.7875 \mathrm{~V} \\ & 68 \mathrm{~h} \text { to } 7 \mathrm{Fh}=1.8 \mathrm{~V} \end{aligned}$ <br> Note - Maximum output voltage selection in 4 MHz switching mode is $48 \mathrm{~h}(1.4 \mathrm{~V})$. |  |

Register 4059h DC1 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16474 <br> (405Ah) | $12: 11$ | DC1_DVS_SR <br> C [1:0] | 00 | DC-DC1 DVS Control Source <br> $00=$ Disabled <br> DC1 DVS <br> Control |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION |  |
| :--- | :---: | :--- | :--- | :--- | :--- |
|  | $6: 0$ | DC1_DVS_VS <br> EL[6:0] | $000 \_0000$ | DC-DC1 DVS Voltage select <br> 0.6 V to 1.8 V in 12.5 mV steps <br> 00 h to $08 \mathrm{~h}=0.6 \mathrm{~V}$ <br> $09 \mathrm{~h}=0.6125 \mathrm{~V}$ <br> $\ldots$ <br> $48 \mathrm{~h}=1.4 \mathrm{~V}$ (see note) <br> $\ldots$ <br> $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4 MHz |  |

Register 405Ah DC1 DVS Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16475 (405Bh) DC2 Control 1 | 15:14 | $\begin{aligned} & \text { DC2_RATE } \\ & {[1: 0]} \end{aligned}$ | 10 | DC-DC2 Voltage Ramp rate <br> $00=1$ step every 32us <br> 01 = 1 step every 16 us <br> $10=1$ step every 8us <br> 11 = Immediate voltage change |  |
|  | 12 | DC2_PHASE | 1 | DC-DC2 Clock Phase Control $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Inverted } \end{aligned}$ |  |
|  | 9:8 | $\begin{aligned} & \hline \text { DC2_FREQ } \\ & {[1: 0]} \end{aligned}$ | 00 | DC-DC2 Switching Frequency <br> $00=$ Reserved <br> $01=2.0 \mathrm{MHz}$ (2.2uH output inductor) <br> $10=4.0 \mathrm{MHz}$ ( 1 uH output inductor) <br> 11 = Reserved <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 7 | DC2_FLT | 0 | DC-DC2 Output float <br> $0=$ DC-DC2 output discharged when disabled <br> 1 = DC-DC2 output floating when disabled |  |
|  | 5:4 | $\begin{aligned} & \text { DC2_SOFT_ST } \\ & \text { ART [1:0] } \end{aligned}$ | 00 | DC-DC2 Soft-Start Control <br> (Duration in each of the 8 startup current limiting steps.) $\begin{aligned} & 00=32 \text { us steps } \\ & 01=64 \text { us steps } \\ & 10=128 \text { us steps } \\ & 11=256 \text { us steps } \end{aligned}$ |  |
|  | 1:0 | DC2_CAP [1:0] | 00 | DC-DC2 Output Capacitor <br> 00 = Reserved <br> 01 = Reserved <br> $10=22 \mathrm{uF}$ to 47 uF <br> 11 = Reserved <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |

Register 405Bh DC2 Control 1

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { R16476 } \\ & \text { (405Ch) } \\ & \text { DC2 Control } \\ & 2 \end{aligned}$ | 15:14 | $\begin{aligned} & \hline \text { DC2_ERR_AC } \\ & \mathrm{T}[1: 0] \end{aligned}$ | 00 | DC-DC2 Error Action (Undervoltage) <br> $00=$ Ignore <br> 01 = Shut down converter <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { DC2_HWC_SR } \\ & \text { C [1:0] } \end{aligned}$ | 00 | DC-DC2 Hardware Control Source <br> $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \left\lvert\, \begin{array}{l} \text { DC2_HWC_VS } \\ \text { EL } \end{array}\right. \\ & \hline \end{aligned}$ | 0 | DC-DC2 Hardware Control Voltage select <br> 0 = Set by DC2_ON_VSEL <br> 1 = Set by DC2_SLP_VSEL |  |
|  | 9:8 | $\begin{aligned} & \text { DC2_HWC_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 11 | DC-DC2 Hardware Control Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> 01 = Disabled <br> $10=$ LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 6:4 | $\begin{aligned} & \text { DC2_HC_THR } \\ & {[2: 0]} \end{aligned}$ | 000 | DC-DC2 High Current threshold $\begin{aligned} & 000=250 \mathrm{~mA} \\ & 001=500 \mathrm{~mA} \\ & 010=750 \mathrm{~mA} \\ & 011=1000 \mathrm{~mA} \\ & 100=1250 \mathrm{~mA} \\ & 101=1500 \mathrm{~mA} \\ & 110=1750 \mathrm{~mA} \\ & 111=2000 \mathrm{~mA} \end{aligned}$ |  |
|  | 0 | $\begin{aligned} & \text { DC2_HC_IND_ } \\ & \text { ENA } \end{aligned}$ | 0 | DC-DC2 High Current detect enable $0=\text { Disabled }$ $1 \text { = Enabled }$ |  |

Register 405Ch DC2 Control 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16477 <br> (405Dh) <br> DC2 ON <br> Config | 15:13 | $\begin{aligned} & \text { DC2_ON_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 |  |  |
|  | 9:8 | $\begin{aligned} & \text { DC2_ON_MOD } \\ & \text { E [1:0] } \end{aligned}$ | 01 | DC-DC2 ON Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> 01 = Auto Mode (Continuous / Discontinuous <br> Conduction with Pulse-Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 6:2 | $\begin{aligned} & \text { DC2_ON_VSE } \\ & \text { L [6:2] } \end{aligned}$ | 0_0000 | DC-DC2 ON Voltage select |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | DC2_ON_VSEL [6:0] selects the DC-DC2 output voltage from 0.6 V to 1.8 V in 12.5 mV steps. <br> DC2_ON_VSEL [6:2] also exist in ICE/OTP memory, controlling the voltage in 50 mV steps. <br> DC2_ON_VSEL [6:0] is coded as follows: <br> 00 h to $08 \mathrm{~h}=0.6 \mathrm{~V}$ $09 \mathrm{~h}=0.6125 \mathrm{~V}$ $48 \mathrm{~h}=1.4 \mathrm{~V} \text { (see note })$ $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4 MHz switching mode is $48 \mathrm{~h}(1.4 \mathrm{~V})$. |  |
|  | 1:0 | $\begin{aligned} & \text { DC2_ON_VSE } \\ & \text { L [1:0] } \end{aligned}$ | 00 | DC-DC2 ON Voltage select DC2_ON_VSEL [6:0] selects the DC-DC2 output voltage from 0.6 V to 1.8 V in 12.5 mV steps. See DC2_ON_VSEL [6:2] for definition. |  |

Register 405Dh DC2 ON Config

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16478 <br> (405Eh) <br> DC2 SLEEP <br> Control | 15:13 | $\begin{aligned} & \text { DC2_SLP_SLO } \\ & \mathrm{T} \text { [2:0] } \end{aligned}$ | 000 | DC-DC2 SLEEP Slot select <br> $000=$ SLEEP voltage $/$ operating mode transition in Timeslot 5 <br> 001 = Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> 110 = SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If DC-DC2 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the converter enters its SLEEP condition. |  |
|  | 9:8 | $\begin{aligned} & \hline \text { DC2_SLP_MO } \\ & \text { DE [1:0] } \end{aligned}$ | 11 | DC-DC2 SLEEP Operating Mode <br> 00 = Forced Continuous Conduction Mode <br> 01 = Auto Mode (Continuous / Discontinuous <br> Conduction with Pulse-Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 6:0 | $\begin{aligned} & \text { DC2_SLP_VSE } \\ & \text { L [6:0] } \end{aligned}$ | 000_0000 | DC-DC2 SLEEP Voltage select 0.6 V to 1.8 V in 12.5 mV steps $\begin{aligned} & 00 \mathrm{~h} \text { to } 08 \mathrm{~h}=0.6 \mathrm{~V} \\ & 09 \mathrm{~h}=0.6125 \mathrm{~V} \\ & \ldots \\ & 48 \mathrm{~h}=1.4 \mathrm{~V} \text { (see note) } \\ & \ldots \\ & 67 \mathrm{~h}=1.7875 \mathrm{~V} \end{aligned}$ |  |

PD, February 2012, Rev 4.0

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  | 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4MHz <br> switching mode is 48h (1.4V). |  |

Register 405Eh DC2 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16479 <br> (405Fh) <br> DC2 DVS <br> Control | 12:11 | $\begin{aligned} & \text { DC2_DVS_SR } \\ & \text { C [1:0] } \end{aligned}$ | 00 | $\begin{aligned} & \hline \text { DC-DC2 DVS Control Source } \\ & 00=\text { Disabled } \\ & 01 \text { = Enabled } \\ & 10 \text { = Controlled by Hardware DVS1 } \\ & 11 \text { = Controlled by Hardware DVS2 } \end{aligned}$ |  |
|  | 6:0 | $\begin{aligned} & \text { DC2_DVS_VS } \\ & \text { EL [6:0] } \end{aligned}$ | 000_0000 | DC-DC2 DVS Voltage select <br> 0.6 V to 1.8 V in 12.5 mV steps <br> 00 h to $08 \mathrm{~h}=0.6 \mathrm{~V}$ <br> $09 \mathrm{~h}=0.6125 \mathrm{~V}$ <br> $48 \mathrm{~h}=1.4 \mathrm{~V}$ (see note) <br> $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4 MHz switching mode is $48 \mathrm{~h}(1.4 \mathrm{~V})$. |  |

Register 405Fh DC2 DVS Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16480 } \\ & \text { (4060h) DC3 } \\ & \text { Control } 1 \end{aligned}$ | 12 | DC3_PHASE | 0 | DC-DC3 Clock Phase Control $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Inverted } \end{aligned}$ |  |
|  | 7 | DC3_FLT | 0 | DC-DC3 Output float <br> $0=$ DC-DC3 output discharged when disabled <br> 1 = DC-DC3 output floating when disabled |  |
|  | 5:4 | $\begin{aligned} & \text { DC3_SOFT_ST } \\ & \text { ART[1:0] } \end{aligned}$ | 01 | DC-DC3 Soft-Start Control <br> (Duration in each of the 3 intermediate startup current limiting steps.) $\begin{aligned} & 00=\text { Immediate start-up } \\ & 01=512 \mathrm{us} \text { steps } \\ & 10=4.096 \mathrm{~ms} \text { steps } \\ & 11=32.768 \mathrm{~ms} \text { steps } \end{aligned}$ |  |
|  | 3:2 | $\begin{aligned} & \text { DC3_STNBY_L } \\ & \text { IM [1:0] } \end{aligned}$ | 01 | DC-DC3 Current Limit <br> Sets the maximum DC output current in Hysteretic Mode. $\begin{aligned} & 00=50 \mathrm{~mA} \\ & 01=100 \mathrm{~mA} \\ & 10=200 \mathrm{~mA} \\ & 11=400 \mathrm{~mA} \end{aligned}$ <br> Protected by security key. |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :--- |
|  | $1: 0$ | DC3_CAP [1:0] | 00 | DC-DC3 Output Capacitor <br> $00=10 \mathrm{uF}$ to 20uF <br> $01=10 \mathrm{~F}$ to 20uF |  |
|  |  |  |  | 10 22 uF to 45uF <br> $11=47 \mathrm{uF}$ to 100uF <br> This field can only be written to by loading configuration <br> settings from OTP/ICE. In all other cases, this field is <br> Read Only. |  |

Register 4060h DC3 Control 1

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16481 <br> (4061h) DC3 <br> Control 2 | 15:14 | $\begin{aligned} & \text { DC3_ERR_AC } \\ & \text { T [1:0] } \end{aligned}$ | 00 | DC-DC3 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down converter <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { DC3_HWC_SR } \\ & \text { C [1:0] } \end{aligned}$ | 00 | DC-DC3 Hardware Control Source <br> 00 = Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { DC3_HWC_VS } \\ & \text { EL } \end{aligned}$ | 0 | DC-DC3 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by DC3_ON_VSEL } \\ & 1=\text { Set by DC3_SLP_VSEL } \end{aligned}$ |  |
|  | 9:8 | $\begin{aligned} & \text { DC3_HWC_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 11 | DC-DC3 Hardware Control Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> 01 = Disabled <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 7 | DC3_OVP | 0 | DC-DC3 Overvoltage Protection $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |

Register 4061h DC3 Control 2

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16482 } \\ & \text { (4062h) DC3 } \\ & \text { ON Config } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DC3_ON_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 |  |  |
|  | 9:8 | $\begin{aligned} & \text { DC3_ON_MOD } \\ & \text { E [1:0] } \end{aligned}$ | 01 | DC-DC3 ON Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> 01 = Auto Mode (Continuous / Discontinuous <br> Conduction with Pulse-Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
|  | $6: 2$ | DC3_ON_VSE <br> L[6:2] | $0 \_0000$ | DC-DC3 ON Voltage select <br> DC3_ON_VSEL [6:0] selects the DC-DC3 output <br> voltage from 0.85V to 3.4V in 25mV steps. <br> DC3_ON_VSEL [6:2] also exist in ICE/OTP memory, <br>  <br> controlling the voltage in 100mV steps. <br> DC3_ON_VSEL [6:0] is coded as follows: |  |

Register 4062h DC3 ON Config

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16483 } \\ & \text { (4063h) DC3 } \\ & \text { SLEEP } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DC3_SLP_SLO } \\ & \mathrm{T} \text { [2:0] } \end{aligned}$ | 000 | DC-DC3 SLEEP Slot select <br> $000=$ SLEEP voltage $/$ operating mode transition in Timeslot 5 <br> 001 = Disable in Timeslot 5 <br> 010 = Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If DC-DC3 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the converter enters its SLEEP condition. |  |
|  | 9:8 | $\begin{aligned} & \text { DC3_SLP_MO } \\ & \text { DE [1:0] } \end{aligned}$ | 11 | DC-DC3 SLEEP Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> 01 = Auto Mode (Continuous / Discontinuous <br> Conduction with Pulse-Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 6:0 | $\begin{aligned} & \text { DC3_SLP_VSE } \\ & \text { L[6:0] } \end{aligned}$ | 000_0000 | DC-DC3 SLEEP Voltage select 0.85 V to 3.4 V in 25 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.85 \mathrm{~V} \\ & 01 \mathrm{~h}=0.875 \mathrm{~V} \end{aligned}$ $65 \mathrm{~h}=3.375 \mathrm{~V}$ <br> 66 h to $7 \mathrm{Fh}=3.4 \mathrm{~V}$ |  |

Register 4063h DC3 SLEEP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16484 (4064h) DC4 Control 1 | 13 | DC4_SLV | 0 | DC-DC4 Slave Mode select $0=\text { Disabled }$ $1 \text { = Enabled }$ <br> DC4_SLV $=1$, then DC-DC4 is a slave to DC-DC3, and both converters are controlled by the DC-DC3 registers. <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 12 | DC4_PHASE | 0 | DC-DC4 Clock Phase Control 0 = Normal <br> 1 = Inverted |  |
|  | 7 | DC4_FLT | 0 | DC-DC4 Output float <br> $0=$ DC-DC4 output discharged when disabled <br> $1=$ DC-DC4 output floating when disabled |  |
|  | 5:4 | $\begin{array}{\|l\|} \hline \text { DC4_SOFT_ST } \\ \text { ART [1:0] } \end{array}$ | 01 | DC-DC4 Soft-Start Control <br> (Duration in each of the 3 intermediate startup current limiting steps.) <br> $00=$ Immediate start-up <br> $01=512$ us steps <br> $10=4.096 \mathrm{~ms}$ steps <br> $11=32.768 \mathrm{~ms}$ steps |  |
|  | 3:2 | $\begin{aligned} & \text { DC4_STNBY_L } \\ & \text { IM [1:0] } \end{aligned}$ | 01 | DC-DC4 Current Limit <br> Sets the maximum DC output current in Hysteretic Mode. $\begin{aligned} & 00=50 \mathrm{~mA} \\ & 01=100 \mathrm{~mA} \\ & 10=200 \mathrm{~mA} \\ & 11=400 \mathrm{~mA} \end{aligned}$ <br> Protected by security key. |  |
|  | 1:0 | DC4_CAP [1:0] | 00 | DC-DC4 Output Capacitor <br> $00=10 u F$ to $20 u F$ <br> $01=10 u F$ to $20 u F$ <br> $10=22 \mathrm{uF}$ to 45 uF <br> $11=47 \mathrm{uF}$ to 100 uF <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |

Register 4064h DC4 Control 1

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16485 } \\ & \text { (4065h) DC4 } \\ & \text { Control } 2 \end{aligned}$ | 15:14 | $\begin{aligned} & \text { DC4_ERR_AC } \\ & \text { T [1:0] } \end{aligned}$ | 00 | DC-DC4 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down converter <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { DC4_HWC_SR } \\ & \text { C [1:0] } \end{aligned}$ | 00 | DC-DC4 Hardware Control Source <br> 00 = Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :--- | :---: |
|  | 10 | DC4_HWC_VS <br> EL_ | 0 | DC-DC4 Hardware Control Voltage select <br> $0=$ Set by DC4_ON_VSEL <br> $1=$ Set by DC4_SLP_VSEL |  |
|  | $9: 8$ | DC4_HWC_M <br> ODE [1:0] | 11 | DC-DC4 Hardware Control Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> $01=$ Disabled <br> $10=$ LDO Mode <br> $11=$ Hysteretic Mode |  |
|  | 7 | DC4_OVP | 0 | DC-DC4 Overvoltage Protection <br> $0=$ Disabled <br> $1=$ Enabled |  |

Register 4065h DC4 Control 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16486 } \\ & \text { (4066h) DC4 } \\ & \text { ON Config } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DC4_ON_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 | DC-DC4 ON Slot select <br> 000 = Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |
|  | 9:8 | $\begin{aligned} & \text { DC4_ON_MOD } \\ & \text { E [1:0] } \end{aligned}$ | 01 | DC-DC4 ON Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> 01 = Auto Mode (Continuous / Discontinuous <br> Conduction with Pulse-Skipping) <br> 10 = LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 6:2 | $\begin{aligned} & \text { DC4_ON_VSE } \\ & \text { L [6:2] } \end{aligned}$ | 0_0000 | DC-DC4 ON Voltage select <br> DC4_ON_VSEL [6:0] selects the DC-DC4 output voltage from 0.85 V to 3.4 V in 25 mV steps. <br> DC4_ON_VSEL [6:2] also exist in ICE/OTP memory, controlling the voltage in 100 mV steps. <br> DC4_ON_VSEL [6:0] is coded as follows: <br> $00 \mathrm{~h}=0.85 \mathrm{~V}$ <br> $01 \mathrm{~h}=0.875 \mathrm{~V}$ <br> $65 \mathrm{~h}=3.375 \mathrm{~V}$ <br> 66 h to $7 \mathrm{Fh}=3.4 \mathrm{~V}$ |  |
|  | 1:0 | $\begin{aligned} & \text { DC4_ON_VSE } \\ & \text { L [1:0] } \end{aligned}$ | 00 | DC-DC4 ON Voltage select DC4_ON_VSEL [6:0] selects the DC-DC4 output voltage from 0.85 V to 3.4 V in 25 mV steps. <br> See DC4_ON_VSEL [6:2] for definition. |  |

Register 4066h DC4 ON Config

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { R16487 } \\ & (4067 \mathrm{~h}) \text { DC4 } \\ & \text { SLEEP } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DC4_SLP_SLO } \\ & \mathrm{T}[2: 0] \end{aligned}$ | 000 | DC-DC4 SLEEP Slot select <br> $000=$ SLEEP voltage $/$ operating mode transition in Timeslot 5 <br> 001 = Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage $/$ operating mode transition in Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If DC-DC4 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the converter enters its SLEEP condition. |  |
|  | 9:8 | $\begin{aligned} & \hline \text { DC4_SLP_MO } \\ & \text { DE [1:0] } \end{aligned}$ | 11 | DC-DC4 SLEEP Operating Mode <br> $00=$ Forced Continuous Conduction Mode <br> $01=$ Continuous / Discontinuous Conduction with <br> Pulse-Skipping <br> $10=$ LDO Mode <br> 11 = Hysteretic Mode |  |
|  | 6:0 | $\begin{aligned} & \text { DC4_SLP_VSE } \\ & \text { L [6:0] } \end{aligned}$ | 000_0000 | DC-DC4 SLEEP Voltage select 0.85 V to 3.4 V in 25 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.85 \mathrm{~V} \\ & 01 \mathrm{~h}=0.875 \mathrm{~V} \end{aligned}$ $65 \mathrm{~h}=3.375 \mathrm{~V}$ $66 \mathrm{~h} \text { to } 7 \mathrm{Fh}=3.4 \mathrm{~V}$ |  |

Register 4067h DC4 SLEEP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16488 } \\ & (4068 \mathrm{~h}) \\ & \text { LDO1 } \\ & \text { Control } \end{aligned}$ | 15:14 | $\begin{aligned} & \text { LDO1_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | LDO1 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down regulator <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { LDO1_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | LDO1 Hardware Control Source <br> $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { LDO1_HWC_V } \\ & \text { SEL } \end{aligned}$ | 0 | LDO1 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by LDO1_ON_VSEL } \\ & 1=\text { Set by LDO1_SLP_VSEL } \end{aligned}$ |  |
|  | 9:8 | LDO1_HWC_M ODE [1:0] | 10 | LDO1 Hardware Control Operating Mode <br> $00=$ Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO1_ON_MODE |  |

PD, February 2012, Rev 4.0

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | LDO1_FLT | 0 | LDO1 Output float <br> 0 = LDO1 output discharged when disabled <br> 1 = LDO1 output floating when disabled |  |
|  | 6 | LDO1_SWI | 0 | LDO1 Switch Mode <br> 0 = LDO mode <br> 1 = Switch mode |  |
|  | 0 | $\begin{array}{\|l} \hline \text { LDO1_LP_MO } \\ \text { DE } \end{array}$ | 0 | LDO1 Low Power Mode Select <br> $0=50 \mathrm{~mA}$ (reduced quiescent current) <br> $1=20 \mathrm{~mA}$ (minimum quiescent current) <br> Selects which Low Power mode is used in ON, SLEEP, or under HWC modes. |  |

Register 4068h LDO1 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16489 <br> (4069h) <br> LDO1 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO1_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO1 ON Slot select <br> 000 = Do not enable <br> 001 = Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> $110=$ Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |
|  | 8 | $\begin{aligned} & \text { LDO1_ON_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO1 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO1_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO1 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \\ & \ldots \\ & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 4069h LDO1 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R16490 <br> (406Ah) <br> LDO1 | $15: 13$ |  | LDO1_SLP_SL <br> OT [2:0] |  | 000 |
| SLEEP |  |  |  |  |  |
| Control |  |  |  |  |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 101 = Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If LDO1 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the regulator enters its SLEEP condition. |  |
|  | 8 | $\begin{aligned} & \text { LDO1_SLP_M } \\ & \text { ODE } \end{aligned}$ | 1 | $\begin{array}{\|l} \hline \text { LDO1 SLEEP Operating Mode } \\ 0=\text { Normal mode } \\ 1=\text { Low Power mode } \\ \hline \end{array}$ |  |
|  | 4:0 | $\begin{array}{\|l} \text { LDO1_SLP_VS } \\ \text { EL [4:0] } \end{array}$ | 0_0000 | LDO1 SLEEP Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ <br> ... <br> $0 \mathrm{Eh}=1.60 \mathrm{~V}$ <br> $0 \mathrm{Fh}=1.70 \mathrm{~V}$ $1 \mathrm{Eh}=3.20 \mathrm{~V}$ $\text { 1Fh }=3.30 \mathrm{~V}$ |  |

Register 406Ah LDO1 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16491 <br> (406Bh) <br> LDO2 <br> Control | 15:14 | $\begin{aligned} & \text { LDO2_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | LDO2 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down regulator <br> $10=$ Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { LDO2_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | LDO2 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { LDO2_HWC_V } \\ & \text { SEL } \end{aligned}$ | 0 | LDO2 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by LDO2_ON_VSEL } \\ & 1=\text { Set by LDO2_SLP_VSEL } \end{aligned}$ |  |
|  | 9:8 | $\begin{aligned} & \text { LDO2_HWC_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 10 | LDO2 Hardware Control Operating Mode 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO2_ON_MODE |  |
|  | 7 | LDO2_FLT | 0 | LDO2 Output float <br> $0=$ LDO2 output discharged when disabled <br> 1 = LDO2 output floating when disabled |  |
|  | 6 | LDO2_SWI | 0 | LDO2 Switch Mode <br> 0 = LDO mode <br> 1 = Switch mode |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :---: |
|  | 0 | LDO2_LP_MO <br> DE | 0 | LDO2 Low Power Mode Select <br> $0=50 \mathrm{~mA}$ (reduced quiescent current) <br> $1=20 \mathrm{~mA}$ (minimum quiescent current) <br> Selects which Low Power mode is used in ON, SLEEP, <br> or under HWC modes. |  |

Register 406Bh LDO2 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16492 <br> (406Ch) <br> LDO2 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO2_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 |  |  |
|  | 8 | $\begin{aligned} & \text { LDO2_ON_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO2 ON Operating Mode $\begin{aligned} & 0=\text { Normal mode } \\ & 1=\text { Low Power mode } \end{aligned}$ |  |
|  | 4:0 | $\begin{aligned} & \text { LDO2_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO2 ON Voltage select <br> 0.9 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ <br> $0 \mathrm{Eh}=1.60 \mathrm{~V}$ $0 \mathrm{Fh}=1.70 \mathrm{~V}$ <br> $1 \mathrm{Eh}=3.20 \mathrm{~V}$ <br> $1 \mathrm{Fh}=3.30 \mathrm{~V}$ |  |

Register 406Ch LDO2 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16493 <br> (406Dh) <br> LDO2 <br> SLEEP <br> Control | 15:13 | $\begin{aligned} & \text { LDO2_SLP_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO2 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If LDO2 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the regulator |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | enters its SLEEP condition. |  |
|  | 8 | $\begin{aligned} & \text { LDO2_SLP_M } \\ & \text { ODE } \end{aligned}$ | 1 | $\begin{aligned} & \text { LDO2 SLEEP Operating Mode } \\ & 0=\text { Normal mode } \\ & 1=\text { Low Power mode } \end{aligned}$ |  |
|  | 4:0 | $\begin{aligned} & \text { LDO2_SLP_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO2 SLEEP Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \\ & \hline \end{aligned}$ |  |

Register 406Dh LDO2 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16494 <br> (406Eh) <br> LDO3 <br> Control | 15:14 | $\begin{aligned} & \text { LDO3_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | LDO3 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down regulator <br> $10=$ Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { LDO3_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | LDO3 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { LDO3_HWC_V } \\ & \text { SEL } \end{aligned}$ | 0 | LDO3 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by LDO3_ON_VSEL } \\ & 1=\text { Set by LDO3_SLP_VSEL } \end{aligned}$ |  |
|  | 9:8 | $\begin{aligned} & \text { LDO3_HWC_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 10 | LDO3 Hardware Control Operating Mode 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO3_ON_MODE |  |
|  | 7 | LDO3_FLT | 0 | LDO3 Output float <br> $0=$ LDO3 output discharged when disabled <br> 1 = LDO3 output floating when disabled |  |
|  | 6 | LDO3_SWI | 0 | LDO3 Switch Mode $\begin{aligned} & 0=\text { LDO mode } \\ & 1=\text { Switch mode } \end{aligned}$ |  |
|  | 0 | $\begin{aligned} & \text { LDO3_LP_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO3 Low Power Mode Select <br> $0=50 \mathrm{~mA}$ (reduced quiescent current) <br> $1=20 \mathrm{~mA}$ (minimum quiescent current) <br> Selects which Low Power mode is used in ON, SLEEP, or under HWC modes. |  |

[^5]| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16495 <br> (406Fh) <br> LDO3 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO3_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO3 ON Slot select <br> 000 = Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> $110=$ Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |
|  | 8 | $\begin{aligned} & \text { LDO3_ON_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO3 ON Operating Mode <br> $0=$ Normal mode <br> 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO3_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO3 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \\ & \ldots \\ & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 406Fh LDO3 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16496 <br> (4070h) <br> LDO3 <br> SLEEP <br> Control | $15: 13$ |  | LDO3_SLP_SL <br> OT [2:0] |  | 000 |
|  |  |  | LDO3 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in <br> Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> $111=$ SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If LDO3 is assigned to a Hardware Enable Input, then <br> codes 001-101 select in which timeslot the regulator <br> enters its SLEEP condition. |  |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO3_SLP_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO3 SLEEP Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \\ & \ldots \\ & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ <br> $1 \mathrm{Eh}=3.20 \mathrm{~V}$ $1 \mathrm{Fh}=3.30 \mathrm{~V}$ |  |

Register 4070h LDO3 SLEEP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16497 } \\ & (4071 \mathrm{~h}) \\ & \text { LDO4 } \\ & \text { Control } \end{aligned}$ | 15:14 | $\begin{aligned} & \text { LDO4_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | LDO4 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down regulator <br> $10=$ Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \hline \text { LDO4_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | $\begin{aligned} & \text { LDO4 Hardware Control Source } \\ & 00=\text { Disabled } \\ & 01=\text { Hardware Control } 1 \\ & 10=\text { Hardware Control } 2 \\ & 11=\text { Hardware Control } 1 \text { or } 2 \end{aligned}$ |  |
|  | 10 | $\begin{array}{\|l} \hline \text { LDO4_HWC_V } \\ \text { SEL } \end{array}$ | 0 | LDO4 Hardware Control Voltage select 0 = Set by LDO4_ON_VSEL <br> 1 = Set by LDO4_SLP_VSEL |  |
|  | 9:8 | $\begin{aligned} & \text { LDO4_HWC_M } \\ & \text { ODE[1:0] } \end{aligned}$ | 10 | LDO4 Hardware Control Operating Mode 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO4_ON_MODE |  |
|  | 7 | LDO4_FLT | 0 | LDO4 Output float <br> $0=$ LDO4 output discharged when disabled <br> 1 = LDO4 output floating when disabled |  |
|  | 6 | LDO4_SWI | 0 | $\begin{aligned} & \text { LDO4 Switch Mode } \\ & 0=\text { LDO mode } \\ & 1=\text { Switch mode } \end{aligned}$ |  |
|  | 0 | $\begin{aligned} & \hline \text { LDO4_LP_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO4 Low Power Mode Select <br> $0=50 \mathrm{~mA}$ (reduced quiescent current) <br> $1=20 \mathrm{~mA}$ (minimum quiescent current) <br> Selects which Low Power mode is used in ON, SLEEP, or under HWC modes. |  |

Register 4071h LDO4 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16498 } \\ & \text { (4072h) } \\ & \text { LDO4 ON } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{array}{\|l} \hline \text { LDO4_ON_SL } \\ \text { OT [2:0] } \end{array}$ | 000 | ```LDO4 ON Slot select 000 = Do not enable 001 = Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 100 = Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 8 | $\begin{aligned} & \text { LDO4_ON_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO4 ON Operating Mode 0 = Normal mode 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO4_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO4 ON Voltage select <br> 0.9 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \\ & \ldots \\ & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 4072h LDO4 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16499 <br> (4073h) <br> LDO4 <br> SLEEP <br> Control | $15: 13$ |  | LDO4_SLP_SL <br> OT [2:0] | 000 | LDO4 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in <br> Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> $111=$ SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If LDO4 is assigned to a Hardware Enable Input, then <br> codes 001-101 select in which timeslot the regulator <br> enters its SLEEP condition. |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO4_SLP_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO4 SLEEP Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $0 \mathrm{Eh}=1.60 \mathrm{~V}$ $0 \mathrm{Fh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 4073h LDO4 SLEEP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16500 } \\ & \text { (4074h) } \\ & \text { LDO5 } \\ & \text { Control } \end{aligned}$ | 15:14 | $\begin{aligned} & \text { LDO5_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | LDO5 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down regulator <br> $10=$ Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \hline \text { LDO5_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | $\begin{aligned} & \text { LDO5 Hardware Control Source } \\ & 00=\text { Disabled } \\ & 01=\text { Hardware Control } 1 \\ & 10=\text { Hardware Control } 2 \\ & 11=\text { Hardware Control } 1 \text { or } 2 \end{aligned}$ |  |
|  | 10 | $\begin{aligned} & \text { LDO5_HWC_V } \\ & \text { SEL } \end{aligned}$ | 0 | LDO5 Hardware Control Voltage select 0 = Set by LDO5_ON_VSEL <br> 1 = Set by LDO5_SLP_VSEL |  |
|  | 9:8 | $\begin{aligned} & \text { LDO5_HWC_M } \\ & \text { ODE [1:0] } \end{aligned}$ | 10 | LDO5 Hardware Control Operating Mode 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO5_ON_MODE |  |
|  | 7 | LDO5_FLT | 0 | LDO5 Output float <br> $0=$ LDO5 output discharged when disabled <br> $1=$ LDO5 output floating when disabled |  |
|  | 6 | LDO5_SWI | 0 | $\begin{aligned} & \text { LDO5 Switch Mode } \\ & 0=\text { LDO mode } \\ & 1=\text { Switch mode } \end{aligned}$ |  |
|  | 0 | $\begin{aligned} & \text { LDO5_LP_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO5 Low Power Mode Select <br> $0=50 \mathrm{~mA}$ (reduced quiescent current) <br> $1=20 \mathrm{~mA}$ (minimum quiescent current) <br> Selects which Low Power mode is used in ON, SLEEP, or under HWC modes. |  |

Register 4074h LDO5 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16501 <br> (4075h) <br> LDO5 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO5_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | ```LDO5 ON Slot select 000 = Do not enable 001 = Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 \(100=\) Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 8 | $\begin{aligned} & \text { LDO5_ON_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO5 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO5_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO5 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $0 \mathrm{Eh}=1.60 \mathrm{~V}$ $0 \mathrm{Fh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 4075h LDO5 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16502 <br> (4076h) <br> LDO5 <br> SLEEP <br> Control | $15: 13$ |  | LDO5_SLP_SL <br> OT [2:0] | 000 | LDO5 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in <br> Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> $111=$ SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If LDO5 is assigned to a Hardware Enable Input, then <br> codes 001-101 select in which timeslot the regulator <br> enters its SLEEP condition. |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO5_SLP_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO5 SLEEP Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $0 \mathrm{Eh}=1.60 \mathrm{~V}$ $0 \mathrm{Fh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 4076h LDO5 SLEEP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16503 } \\ & (4077 \mathrm{~h}) \\ & \text { LDO6 } \\ & \text { Control } \end{aligned}$ | 15:14 | $\begin{aligned} & \text { LDO6_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | LDO6 Error Action (Undervoltage) <br> $00=$ Ignore <br> 01 = Shut down regulator <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \hline \text { LDO6_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | LDO6 Hardware Control Source <br> $00=$ Disabled <br> 01 = Hardware Control 1 <br> $10=$ Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { LDO6_HWC_V } \\ & \text { SEL } \end{aligned}$ | 0 | LDO6 Hardware Control Voltage select 0 = Set by LDO6_ON_VSEL <br> 1 = Set by LDO6_SLP_VSEL |  |
|  | 9:8 | $\begin{aligned} & \text { LDO6_HWC_M } \\ & \text { ODE[1:0] } \end{aligned}$ | 10 | LDO6 Hardware Control Operating Mode 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO6 ON MODE |  |
|  | 7 | LDO6_FLT | 0 | LDO6 Output float <br> $0=$ LDO6 output discharged when disabled <br> 1 = LDO6 output floating when disabled |  |
|  | 6 | LDO6_SWI | 0 | $\begin{aligned} & \text { LDO6 Switch Mode } \\ & 0=\text { LDO mode } \\ & 1=\text { Switch mode } \\ & \hline \end{aligned}$ |  |
|  | 0 | $\begin{aligned} & \hline \text { LDO6_LP_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO6 Low Power Mode Select <br> $0=50 \mathrm{~mA}$ (reduced quiescent current) <br> $1=20 \mathrm{~mA}$ (minimum quiescent current) <br> Selects which Low Power mode is used in ON, SLEEP, or under HWC modes. |  |

Register 4077h LDO6 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16504 (4078h) <br> LDO6 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO6_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | ```LDO6 ON Slot select 000 = Do not enable \(001=\) Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 100 = Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 8 | LDO6_ON_MO DE | 0 | LDO6 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO6_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO6 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $0 \mathrm{Eh}=1.60 \mathrm{~V}$ $0 \mathrm{Fh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 4078h LDO6 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16505 <br> (4079h) <br> LDO6 <br> SLEEP <br> Control | $15: 13$ |  | LDO6_SLP_SL <br> OT [2:0] | 000 | LDO6 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in <br> Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> $111=$ SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If LDO6 is assigned to a Hardware Enable Input, then <br> codes 001-101 select in which timeslot the regulator <br> enters its SLEEP condition. |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO6_SLP_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO6 SLEEP Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & \mathrm{OFh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 4079h LDO6 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16506 <br> (407Ah) <br> LDO7 <br> Control | 15:14 | $\begin{aligned} & \text { LDO7_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | LDO7 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down regulator <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { LDO7_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | LDO7 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { LDO7_HWC_V } \\ & \text { SEL } \end{aligned}$ | 0 | LDO7 Hardware Control Voltage select $\begin{array}{\|l} \hline 0 \\ 1=\text { Set by LDO7_ON_VSEL } \\ 1=\text { Set LDO7_SLP_VSEL } \end{array}$ |  |
|  | 9:8 | LDO7_HWC_M ODE [1:0] | 10 | LDO7 Hardware Control Operating Mode <br> 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO7_ON_MODE |  |
|  | 7 | LDO7_FLT | 0 | LDO7 Output float <br> $0=$ LDO7 output discharged when disabled <br> 1 = LDO7 output floating when disabled |  |
|  | 6 | LDO7_SWI | 0 | LDO7 Switch Mode $\begin{aligned} & 0=\text { LDO mode } \\ & 1=\text { Switch mode } \end{aligned}$ |  |

[^6]| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16507 <br> (407Bh) <br> LDO7 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO7_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO7 ON Slot select <br> $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |
|  | 8 | $\begin{aligned} & \text { LDO7_ON_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO7 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO7_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO7 ON Voltage select <br> 1.0 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |  |

Register 407Bh LDO7 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16508 <br> (407Ch) <br> LDO7 <br> SLEEP <br> Control | $15: 13$ |  | LDO7_SLP_SL <br> OT [2:0] | 000 | LDO7 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in <br> Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> $111=$ SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If LDO7 is assigned to a Hardware Enable Input, then <br> codes 001-101 select in which timeslot the regulator <br> enters its SLEEP condition. |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO7_SLP_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO7 SLEEP Voltage select 1.0 V to 1.6 V in 50 mV steps 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ <br> $0 \mathrm{Ch}=1.60 \mathrm{~V}$ <br> $0 \mathrm{Dh}=1.70 \mathrm{~V}$ $1 \mathrm{Eh}=3.40 \mathrm{~V}$ $1 \mathrm{Fh}=3.50 \mathrm{~V}$ |  |

Register 407Ch LDO7 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16509 <br> (407Dh) <br> LDO8 <br> Control | 15:14 | $\begin{aligned} & \text { LDO8_ERR_A } \\ & \text { CT [1:0] } \end{aligned}$ | 00 | LDO8 Error Action (Undervoltage) <br> $00=$ Ignore <br> 01 = Shut down regulator <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { LDO8_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | LDO8 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { LDO8_HWC_V } \\ & \text { SEL } \end{aligned}$ | 0 | LDO8 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by LDO8_ON_VSEL } \\ & 1=\text { Set by LDO8_SLP_VSEL } \end{aligned}$ |  |
|  | 9:8 | LDO8_HWC_M ODE [1:0] | 10 | LDO8 Hardware Control Operating Mode $00=$ Low Power mode <br> $01=$ Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO8_ON_MODE |  |
|  | 7 | LDO8_FLT | 0 | LDO8 Output float <br> $0=$ LDO8 output discharged when disabled <br> 1 = LDO8 output floating when disabled |  |
|  | 6 | LDO8_SWI | 0 | LDO8 Switch Mode $\begin{aligned} & 0=\text { LDO mode } \\ & 1=\text { Switch mode } \end{aligned}$ |  |

Register 407Dh LDO8 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16510 (407Eh) LDO8 ON Control | 15:13 | $\begin{aligned} & \text { LDO8_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 |  |  |
|  | 8 | $\begin{aligned} & \text { LDO8_ON_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO8 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO8_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO8 ON Voltage select <br> 1.0 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ <br> $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ <br> $1 \mathrm{Eh}=3.40 \mathrm{~V}$ $1 \mathrm{Fh}=3.50 \mathrm{~V}$ |  |

Register 407Eh LDO8 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16511 <br> (407Fh) <br> LDO8 <br> SLEEP <br> Control | $15: 13$ |  | LDO8_SLP_SL <br> OT [2:0] | 000 | LDO8 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in <br> Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> $111=$ SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If LDO8 is assigned to a Hardware Enable Input, then <br> codes 001-101 select in which timeslot the regulator <br> enters its SLEEP condition. |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO8_SLP_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO8 SLEEP Voltage select 1.0 V to 1.6 V in 50 mV steps 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ <br> $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ <br> $1 \mathrm{Eh}=3.40 \mathrm{~V}$ $1 \mathrm{Fh}=3.50 \mathrm{~V}$ |  |

Register 407Fh LDO8 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16512 <br> (4080h) <br> LDO9 <br> Control | 15:14 | LDO9_ERR_A CT [1:0] | 00 | LDO9 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down regulator <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { LDO9_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | LDO9 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { LDO9_HWC_V } \\ & \text { SEL } \end{aligned}$ | 0 | LDO9 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by LDO9_ON_VSEL } \\ & 1=\text { Set by LDO9_SLP_VSEL } \end{aligned}$ |  |
|  | 9:8 | LDO9_HWC_M ODE [1:0] | 10 | LDO9 Hardware Control Operating Mode 00 = Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO9_ON_MODE |  |
|  | 7 | LDO9_FLT | 0 | LDO9 Output float <br> 0 = LDO9 output discharged when disabled <br> 1 = LDO9 output floating when disabled |  |
|  | 6 | LDO9_SWI | 0 | LDO9 Switch Mode <br> 0 = LDO mode <br> 1 = Switch mode |  |

[^7]| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16513 <br> (4081h) <br> LDO9 ON <br> Control | 15:13 | $\begin{array}{\|l} \text { LDO9_ON_SL } \\ \text { OT [2:0] } \end{array}$ | 000 | ```LDO9 ON Slot select 000 = Do not enable \(001=\) Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 100 = Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 8 | $\begin{aligned} & \text { LDO9_ON_MO } \\ & \text { DE } \end{aligned}$ | 0 | LDO9 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO9_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO9 ON Voltage select <br> 1.0 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |  |

Register 4081h LDO9 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16514 <br> (4082h) <br> LDO9 <br> SLEEP <br> Control | $15: 13$ |  | LDO9_SLP_SL <br> OT [2:0] | 000 | LDO9 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in <br> Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> $111=$ SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If LDO9 is assigned to a Hardware Enable Input, then <br> codes 001-101 select in which timeslot the regulator <br> enters its SLEEP condition. |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO9_SLP_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO9 SLEEP Voltage select 1.0 V to 1.6 V in 50 mV steps 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ <br> $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ <br> $1 \mathrm{Eh}=3.40 \mathrm{~V}$ $1 \mathrm{Fh}=3.50 \mathrm{~V}$ |  |

Register 4082h LDO9 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16515 <br> (4083h) <br> LDO10 <br> Control | 15:14 | $\begin{aligned} & \text { LDO10_ERR_ } \\ & \text { ACT [1:0] } \end{aligned}$ | 00 | LDO10 Error Action (Undervoltage) <br> 00 = Ignore <br> 01 = Shut down regulator <br> 10 = Shut down system (Device Reset) <br> 11 = Reserved <br> Note that an Interrupt is always raised. |  |
|  | 12:11 | $\begin{aligned} & \text { LDO10_HWC_ } \\ & \text { SRC [1:0] } \end{aligned}$ | 00 | LDO10 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 10 | $\begin{aligned} & \text { LDO10_HWC_ } \\ & \text { VSEL } \end{aligned}$ | 0 | LDO10 Hardware Control Voltage select $\begin{aligned} & 0=\text { Set by LDO10_ON_VSEL } \\ & 1=\text { Set by LDO10_SLP_VSEL } \end{aligned}$ |  |
|  | 9:8 | LDO10_HWC_ MODE [1:0] | 10 | LDO10 Hardware Control Operating Mode $00=$ Low Power mode <br> 01 = Turn converter off <br> 10 = Low Power mode <br> 11 = Set by LDO10_ON_MODE |  |
|  | 7 | LDO10_FLT | 0 | LDO10 Output float <br> $0=$ LDO10 output discharged when disabled <br> 1 = LDO10 output floating when disabled |  |
|  | 6 | LDO10_SWI | 0 | LDO10 Switch Mode $\begin{aligned} & 0=\text { LDO mode } \\ & 1=\text { Switch mode } \end{aligned}$ |  |

Register 4083h LDO10 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16516 (4084h) <br> LDO10 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO10_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | ```LDO10 ON Slot select 000 = Do not enable \(001=\) Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 \(100=\) Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 8 | $\begin{aligned} & \text { LDO10_ON_M } \\ & \text { ODE } \end{aligned}$ | 0 | LDO10 ON Operating Mode <br> 0 = Normal mode <br> 1 = Low Power mode |  |
|  | 4:0 | $\begin{aligned} & \text { LDO10_ON_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 0_0000 | LDO10 ON Voltage select <br> 1.0 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |  |

Register 4084h LDO10 ON Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R16517 <br> $(4085 \mathrm{~h})$ <br> LDO10 <br> SLEEP <br> Control | $15: 13$ |  | LDO10_SLP_S <br> LOT [2:0] | 000 | LDO10 SLEEP Slot select <br> $000=$ SLEEP voltage / operating mode transition in <br> Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> $101=$ Disable in Timeslot 1 <br> $110=$ SLEEP voltage / operating mode transition in <br> Timeslot 3 <br> $111=$ SLEEP voltage / operating mode transition in <br> Timeslot 1 <br> If LDO10 is assigned to a Hardware Enable Input, then <br> codes 001-101 select in which timeslot the regulator <br> enters its SLEEP condition. |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO10_SLP_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 0_0000 | LDO10 SLEEP Voltage select 1.0 V to 1.6 V in 50 mV steps 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |  |

Register 4085h LDO10 SLEEP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16519 (4087h) <br> LDO11 ON <br> Control | 15:13 | $\begin{aligned} & \text { LDO11_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | ```LDO11 ON Slot select 000 = Do not enable 001 = Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 100 = Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 12 | $\begin{aligned} & \text { LDO11_FRCE } \\ & \text { NA } \end{aligned}$ | 0 | LDO11 Force Enable (allows LDO11 to be enabled at all times in the OFF, ON and SLEEP states) $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 7 | $\begin{aligned} & \text { LDO11_VSEL_ } \\ & \text { SRC } \end{aligned}$ | 0 | LDO11 Voltage Select source <br> $0=$ Normal (LDO11 settings) <br> 1 = Same as DC-DC Converter 1 |  |
|  | 3:0 | $\begin{aligned} & \text { LDO11_ON_V } \\ & \text { SEL [3:0] } \end{aligned}$ | 0000 | LDO11 ON Voltage select 0.80 V to 1.55 V in 50 mV steps $\begin{aligned} & 0 \mathrm{~h}=0.80 \mathrm{~V} \\ & 1 \mathrm{~h}=0.85 \mathrm{~V} \\ & 2 \mathrm{~h}=0.90 \mathrm{~V} \end{aligned}$ $\mathrm{Eh}=1.50 \mathrm{~V}$ $\mathrm{Fh}=1.55 \mathrm{~V}$ |  |

Register 4087h LDO11 ON Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16520 } \\ & \text { (4088h) } \\ & \text { LDO11 } \\ & \text { SLEEP } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { LDO11_SLP_S } \\ & \text { LOT [2:0] } \end{aligned}$ | 000 | LDO11 SLEEP Slot select <br> $000=$ SLEEP voltage $/$ operating mode transition in Timeslot 5 <br> $001=$ Disable in Timeslot 5 <br> 010 = Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> $110=$ SLEEP voltage $/$ operating mode transition in <br> Timeslot 3 <br> 111 = SLEEP voltage / operating mode transition in Timeslot 1 <br> If LDO11 is assigned to a Hardware Enable Input, then codes 001-101 select in which timeslot the regulator enters its SLEEP condition. |  |
|  | 3:0 | LDO11_SLP_V SEL [3:0] | 0000 | LDO11 SLEEP Voltage select 0.80 V to 1.55 V in 50 mV steps $\begin{aligned} & 0 \mathrm{~h}=0.80 \mathrm{~V} \\ & 1 \mathrm{~h}=0.85 \mathrm{~V} \\ & 2 \mathrm{~h}=0.90 \mathrm{~V} \end{aligned}$ $\begin{aligned} & \mathrm{Eh}=1.50 \mathrm{~V} \\ & \mathrm{Fh}=1.55 \mathrm{~V} \end{aligned}$ |  |

Register 4088h LDO11 SLEEP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16521 } \\ & \text { (4089h) } \\ & \text { EPE1 } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { EPE1_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | EPE1 ON Slot select <br> $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |
|  | 12:11 | $\begin{aligned} & \text { EPE1_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | EPE1 Hardware Control Source <br> $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 8 | $\begin{aligned} & \text { EPE1_HWCEN } \\ & \text { A } \end{aligned}$ | 0 | EPE1 Hardware Control Enable <br> $0=$ EPE1 is controlled by EPE1_ENA (Hardware Control input(s) are ignored) <br> 1 = EPE1 is controlled by HWC inputs (Hardware Control input(s) force EPE1 to be de-asserted) |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7:5 | $\begin{aligned} & \text { EPE1_SLP_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | EPE1 SLEEP Slot select <br> $000=$ No action <br> $001=$ Disable in Timeslot 5 <br> $010=$ Disable in Timeslot 4 <br> 011 = Disable in Timeslot 3 <br> $100=$ Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> $110=$ No action <br> $111=$ No action |  |

Register 4089h EPE1 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R16522 } \\ & \text { (408Ah) } \\ & \text { EPE2 } \\ & \text { Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { EPE2_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | EPE2 ON Slot select <br> 000 = Do not enable <br> 001 = Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |
|  | 12:11 | $\begin{aligned} & \text { EPE2_HWC_S } \\ & \text { RC [1:0] } \end{aligned}$ | 00 | EPE2 Hardware Control Source $00=$ Disabled <br> 01 = Hardware Control 1 <br> 10 = Hardware Control 2 <br> 11 = Hardware Control 1 or 2 |  |
|  | 8 | $\begin{aligned} & \text { EPE2_HWCEN } \\ & \text { A } \end{aligned}$ | 0 | EPE2 Hardware Control Enable <br> $0=$ EPE2 is controlled by EPE2_ENA (Hardware Control input(s) are ignored) <br> 1 = EPE2 is controlled by HWC inputs (Hardware Control input(s) force EPE2 to be de-asserted) |  |
|  | 7:5 | $\begin{aligned} & \text { EPE2_SLP_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | EPE2 SLEEP Slot select <br> $000=$ No action <br> $001=$ Disable in Timeslot 5 <br> 010 = Disable in Timeslot 4 <br> $011=$ Disable in Timeslot 3 <br> 100 = Disable in Timeslot 2 <br> 101 = Disable in Timeslot 1 <br> $110=$ No action <br> 111 = No action |  |

Register 408Ah EPE2 Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :---: |
| R16526 <br> (408Eh) <br> Power Good <br> Source 1 | 3 | DC4_OK | 0 | DC-DC4 status selected as an input to PWR_GOOD <br> $0=$ Disabled <br> $1=$ Enabled |  |
|  | 2 | DC3_OK | 1 | DC-DC3 status selected as an input to PWR_GOOD <br> $0=$ Disabled <br> $1=$ Enabled |  |
|  | 1 | DC2_OK | 1 | DC-DC2 status selected as an input to PWR_GOOD <br> $0=$ Disabled <br> $1=$ Enabled |  |
|  | 0 | DC1_OK | DC-DC1 status selected as an input to PWR_GOOD <br> $0=$ Disabled <br> $1=$ Enabled |  |  |

Register 408Eh Power Good Source 1

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16527 (408Fh) <br> Power Good Source 2 | 9 | LDO10_OK | 1 | LDO10 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 8 | LDO9_OK | 1 | LDO9 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 7 | LDO8_OK | 1 | LDO8 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 6 | LDO7_OK | 1 | LDO7 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 5 | LDO6_OK | 1 | LDO6 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 4 | LDO5_OK | 1 | LDO5 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 3 | LDO4_OK | 1 | LDO4 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 2 | LDO3_OK | 1 | LDO3 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 1 | LDO2_OK | 1 | LDO2 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |
|  | 0 | LDO1_OK | 1 | LDO1 status selected as an input to PWR_GOOD $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ |  |

Register 408Fh Power Good Source 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16528 <br> (4090h) <br> Clock <br> Control 1 | 15 | CLKOUT_ENA | 0 | CLKOUT output enable <br> 0 = Disabled <br> 1 = Enabled <br> Protected by security key. |  |
|  | 13 | CLKOUT_OD | 0 | CLKOUT pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 10:8 | $\begin{aligned} & \text { CLKOUT_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 | CLKOUT output enable ON slot select $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> 100 = Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Do not enable <br> 111 = Do not enable |  |
|  | 6:4 | $\begin{aligned} & \text { CLKOUT_SLP } \\ & \text { SLOT [2:0] } \end{aligned}$ | 000 | $\begin{aligned} & \text { CLKOUT output SLEEP slot select } \\ & 000=\text { Controlled by CLKOUT_ENA } \\ & 001=\text { Disable in Timeslot } 5 \\ & 010=\text { Disable in Timeslot } 4 \\ & 011=\text { Disable in Timeslot } 3 \\ & 100=\text { Disable in Timeslot } 2 \\ & 101=\text { Disable in Timeslot } 1 \\ & 110=\text { Controlled by CLKOUT_ENA } \\ & 111=\text { Controlled by CLKOUT_ENA } \end{aligned}$ |  |

Register 4090h Clock Control 1

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R16529 (4091h) Clock Control 2 | 15 | XTAL_INH | 0 | Crystal Start-Up Inhibit <br> 0 = Disabled <br> 1 = Enabled <br> When XTAL_INH=0, the internal RC oscillator will provide CLKOUT until the crystal oscillator is valid. <br> When XTAL_INH=1, the 'ON' transition is inhibited until the crystal oscillator is valid. |  |
|  | 13 | XTAL_ENA | 0 | Crystal Oscillator Enable <br> $0=$ Disabled at all times <br> 1 = Enabled in OFF, ON, SLEEP states <br> (Note that the BACKUP behaviour is determined by XTAL_BKUPENA.) <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 12 | XTAL_BKUPE NA | 1 | Selects the RTC and 32.768 kHz oscillator in BACKUP state <br> $0=$ RTC unclocked in BACKUP <br> 1 = RTC maintained in BACKUP <br> (Note that XTAL_ENA must also be set if the RTC is to be maintained in BACKUP) |  |

Register 4091h Clock Control 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :--- |
| R30720 <br> (7800h) <br> Unique ID 1 | $15: 0$ | UNIQUE_ID <br> [15:0] | $0000 \_0000$ <br> -00000000 <br> 0 | Unique ID, Word 7 |  |

Register 7800h Unique ID 1

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :---: | :---: |
| R30721 <br> $(7801 \mathrm{~h})$ <br> Unique ID 2 | $15: 0$ | UNIQUE_ID <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | Unique ID, Word 6 |  |

Register 7801h Unique ID 2

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R30722 <br> $(7802 h)$ <br> Unique ID 3 | $15: 0$ | UNIQUE_ID <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | Unique ID, Word 5 |  |

Register 7802h Unique ID 3

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :---: | :---: |
| R30723 <br> $(7803 \mathrm{~h})$ <br> Unique ID 4 | $15: 0$ | UNIQUE_ID <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> - | Unique ID, Word 4 |  |

Register 7803h Unique ID 4

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :---: | :---: |
| R30724 <br> $(7804 \mathrm{~h})$ <br> Unique ID 5 | $15: 0$ | UNIQUE_ID <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | Unique ID, Word 3 |  |

Register 7804h Unique ID 5

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R30725 <br> $(7805 \mathrm{~h})$ <br> Unique ID 6 | $15: 0$ | UNIQUE_ID <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | Unique ID, Word 2 |  |

Register 7805h Unique ID 6

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R30726 <br> $(7806 \mathrm{~h})$ <br> Unique ID 7 | $15: 0$ | UNIQUE_ID <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | Unique ID, Word 1 |  |

Register 7806h Unique ID 7

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :---: | :---: |
| R30727 <br> (7807h) <br> Unique ID 8 | $15: 0$ | UNIQUE_ID <br> $[15: 0]$ | $0000 \_0000$ <br> $-0000 \_000$ <br> - | Unique ID, Word 0 |  |

Register 7807h Unique ID 8

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30736 <br> (7810h) <br> Customer OTP ID | 15 | $\begin{aligned} & \text { OTP_AUTO_P } \\ & \text { ROG } \end{aligned}$ | 0 | If this bit is set when bootstrap data is loaded from ICE (in development mode), then the ICE contents will be programmed in the OTP. |  |
|  | 14:1 | $\begin{aligned} & \text { OTP_CUST_ID } \\ & \text { [13:0] } \end{aligned}$ | $\begin{gathered} 00 \_0000 \_0 \\ 000 \_0000 \end{gathered}$ | This field is checked when an 'ON' transition is requested. A non-zero value is used to confirm valid data. |  |
|  | 0 | OTP_CUST_FI NAL | 0 | If OTP_CUST_FINAL is set in the OTP and also set in the DCRW, then no further Writes are possible to the OTP. |  |

Register 7810h Customer OTP ID

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R30737 } \\ & \text { (7811h) DC1 } \\ & \text { OTP Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DC2_ON_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 | DC-DC2 ON Slot select <br> 000 = Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |
|  | 12:8 | $\begin{aligned} & \text { DC2_ON_VSE } \\ & \text { L [6:2] } \end{aligned}$ | 0_0000 | DC-DC2 ON Voltage select <br> DC2_ON_VSEL [6:0] selects the DC-DC2 output voltage from 0.6 V to 1.8 V in 12.5 mV steps. <br> DC2_ON_VSEL [6:2] controls the voltage in 50 mV steps. <br> DC2_ON_VSEL [6:0] is coded as follows: <br> 00 h to $08 \mathrm{~h}=0.6 \mathrm{~V}$ <br> $09 \mathrm{~h}=0.6125 \mathrm{~V}$ <br> $48 \mathrm{~h}=1.4 \mathrm{~V}$ (see note $)$ <br> $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4 MHz switching mode is $48 \mathrm{~h}(1.4 \mathrm{~V})$. |  |
|  | 7:5 | $\begin{aligned} & \text { DC1_ON_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 | $\begin{aligned} & \hline \text { DC-DC1 ON Slot select } \\ & 000=\text { Do not enable } \\ & 001=\text { Enable in Timeslot } 1 \\ & 010=\text { Enable in Timeslot } 2 \\ & 011=\text { Enable in Timeslot } 3 \end{aligned}$ |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 100=\text { Enable in Timeslot } 4 \\ & 101=\text { Enable in Timeslot } 5 \\ & 110=\text { Controlled by Hardware Enable } 1 \\ & 111=\text { Controlled by Hardware Enable } 2 \end{aligned}$ |  |
|  | 4:0 | $\begin{aligned} & \text { DC1_ON_VSE } \\ & \text { L [6:2] } \end{aligned}$ | 0_0000 | DC-DC1 ON Voltage select DC1_ON_VSEL [6:0] selects the DC-DC1 output voltage from 0.6 V to 1.8 V in 12.5 mV steps. DC1_ON_VSEL [6:2] controls the voltage in 50 mV steps. <br> DC1_ON_VSEL [6:0] is coded as follows: <br> 00 h to $08 \mathrm{~h}=0.6 \mathrm{~V}$ $09 \mathrm{~h}=0.6125 \mathrm{~V}$ <br> $48 \mathrm{~h}=1.4 \mathrm{~V}$ (see note) <br> $67 \mathrm{~h}=1.7875 \mathrm{~V}$ <br> 68 h to $7 \mathrm{Fh}=1.8 \mathrm{~V}$ <br> Note - Maximum output voltage selection in 4MHz switching mode is $48 \mathrm{~h}(1.4 \mathrm{~V})$. |  |

Register 7811h DC1 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { R30738 } \\ & \text { (7812h) DC2 } \\ & \text { OTP Control } \end{aligned}$ | 15:13 | $\begin{aligned} & \text { DC4_ON_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 | DC-DC4 ON Slot select $000=$ Do not enable $001=$ Enable in Timeslot 1 $010=$ Enable in Timeslot 2 $011=$ Enable in Timeslot 3 $100=$ Enable in Timeslot 4 $101=$ Enable in Timeslot 5 $110=$ Controlled by Hardware Enable 1 $111=$ Controlled by Hardware Enable 2 |  |
|  | 12:8 | $\begin{aligned} & \text { DC4_ON_VSE } \\ & \text { L[6:2] } \end{aligned}$ | 0_0000 | DC-DC4 ON Voltage select <br> DC4_ON_VSEL [6:0] selects the DC-DC3 output voltage from 0.85 V to 3.4 V in 25 mV steps. <br> DC4_ON_VSEL [6:2] controls the voltage in 100 mV steps. <br> DC4_ON_VSEL [6:0] is coded as follows: <br> $00 \mathrm{~h}=0.85 \mathrm{~V}$ <br> $01 \mathrm{~h}=0.875 \mathrm{~V}$ <br> $65 \mathrm{~h}=3.375 \mathrm{~V}$ <br> 66 h to $7 \mathrm{Fh}=3.4 \mathrm{~V}$ |  |
|  | 7:5 | $\begin{aligned} & \text { DC3_ON_SLO } \\ & \text { T [2:0] } \end{aligned}$ | 000 | DC-DC3 ON Slot select <br> 000 = Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{array}{\|l\|} \hline 101=\text { Enable in Timeslot } 5 \\ 110=\text { Controlled by Hardware Enable } 1 \\ 111=\text { Controlled by Hardware Enable } 2 \\ \hline \end{array}$ |  |
|  | 4:0 | $\begin{aligned} & \text { DC3_ON_VSE } \\ & \text { L [6:2] } \end{aligned}$ | 0_0000 | DC-DC3 ON Voltage select DC3_ON_VSEL [6:0] selects the DC-DC3 output voltage from 0.85 V to 3.4 V in 25 mV steps. DC3_ON_VSEL [6:2] controls the voltage in 100 mV steps. <br> DC3_ON_VSEL [6:0] is coded as follows: $00 \mathrm{~h}=0.85 \mathrm{~V}$ <br> $01 \mathrm{~h}=0.875 \mathrm{~V}$ <br> ... <br> $65 \mathrm{~h}=3.375 \mathrm{~V}$ <br> 66 h to $7 \mathrm{Fh}=3.4 \mathrm{~V}$ |  |

## Register 7812h DC2 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { R30739 } \\ & \text { (7813h) DC3 } \\ & \text { OTP Control } \end{aligned}$ | 15 | DC4_PHASE | 0 | DC-DC4 Clock Phase Control $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Inverted } \end{aligned}$ |  |
|  | 14 | DC3_PHASE | 0 | DC-DC3 Clock Phase Control $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Inverted } \end{aligned}$ |  |
|  | 13 | DC2_PHASE | 1 | DC-DC2 Clock Phase Control $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Inverted } \end{aligned}$ |  |
|  | 12 | DC1_PHASE | 0 | DC-DC1 Clock Phase Control $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Inverted } \end{aligned}$ |  |
|  | 11:10 | DC4_CAP [1:0] | 00 | DC-DC4 Output Capacitor $\begin{aligned} & 00=10 u F \text { to } 20 u F \\ & 01=10 u F \text { to } 20 u F \\ & 10=22 u F \text { to } 45 u F \\ & 11=47 u F \text { to } 100 u F \end{aligned}$ <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 9:8 | DC3_CAP [1:0] | 00 | DC-DC3 Output Capacitor $\begin{aligned} & 00=10 \mathrm{uF} \text { to } 20 \mathrm{uF} \\ & 01=10 \mathrm{uF} \text { to } 20 \mathrm{uF} \\ & 10=22 \mathrm{uF} \text { to } 45 \mathrm{uF} \\ & 11=47 \mathrm{uF} \text { to } 100 \mathrm{uF} \end{aligned}$ <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 7:6 | DC2_CAP [1:0] | 00 | DC-DC2 Output Capacitor <br> 00 = Reserved <br> 01 = Reserved <br> $10=22 u F$ to 47 uF <br> 11 = Reserved <br> This field can only be written to by loading configuration |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 5:4 | DC1_CAP [1:0] | 00 | DC-DC1 Output Capacitor $\begin{aligned} & 00=4.7 \mathrm{uF} \text { to } 20 \mathrm{uF} \\ & 01=\text { Reserved } \\ & 10=22 \mathrm{uF} \text { to } 47 \mathrm{uF} \\ & 11=\text { Reserved } \end{aligned}$ <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 3:2 | $\begin{aligned} & \text { DC2_FREQ } \\ & {[1: 0]} \end{aligned}$ | 00 | DC-DC2 Switching Frequency <br> $00=$ Reserved <br> $01=2.0 \mathrm{MHz}$ ( 2.2 uH output inductor) <br> $10=4.0 \mathrm{MHz}$ ( 1 uH output inductor) <br> 11 = Reserved <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 1:0 | $\begin{aligned} & \text { DC1_FREQ } \\ & {[1: 0]} \end{aligned}$ | 00 | DC-DC1 Switching Frequency <br> $00=$ Reserved <br> $01=2.0 \mathrm{MHz}$ (2.2uH output inductor) <br> $10=4.0 \mathrm{MHz}$ ( 1 uH output inductor) <br> $11=4.0 \mathrm{MHz}$ ( 0.5 uH output inductor) <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |

Register 7813h DC3 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30740 <br> (7814h) <br> LDO1/2 <br> OTP Control | 15:13 | $\begin{aligned} & \text { LDO2_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO2 ON Slot select $000=$ Do not enable $001=$ Enable in Timeslot 1 $010=$ Enable in Timeslot 2 $011=$ Enable in Timeslot 3 $100=$ Enable in Timeslot 4 $101=$ Enable in Timeslot 5 $110=$ Controlled by Hardware Enable 1 $111=$ Controlled by Hardware Enable 2 |  |
|  | 12:8 | $\begin{aligned} & \text { LDO2_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO2 ON Voltage select <br> 0.9 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \\ & \ldots \\ & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ <br> $1 \mathrm{Eh}=3.20 \mathrm{~V}$ <br> $1 \mathrm{Fh}=3.30 \mathrm{~V}$ |  |
|  | 7:5 | $\begin{array}{\|l} \hline \text { LDO1_ON_SL } \\ \text { OT [2:0] } \end{array}$ | 000 | LDO1 ON Slot select 000 = Do not enable |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 001=\text { Enable in Timeslot } 1 \\ & 010=\text { Enable in Timeslot } 2 \\ & 011=\text { Enable in Timeslot } 3 \\ & 100=\text { Enable in Timeslot } 4 \\ & 101=\text { Enable in Timeslot } 5 \\ & 110=\text { Controlled by Hardware Enable } 1 \\ & 111=\text { Controlled by Hardware Enable } 2 \end{aligned}$ |  |
|  | 4:0 | $\begin{aligned} & \text { LDO1_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO1 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \\ & \ldots \\ & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 7814h LDO1/2 OTP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30741 <br> (7815h) <br> LDO3/4 <br> OTP Control | 15:13 | $\begin{array}{\|l} \hline \text { LDO4_ON_SL } \\ \text { OT [2:0] } \end{array}$ | 000 | ```LDO4 ON Slot select 000 = Do not enable 001 = Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 \(100=\) Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 12:8 | $\begin{aligned} & \text { LDO4_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO4 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \\ & \ldots \\ & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |
|  | 7:5 | $\begin{array}{\|l} \text { LDO3_ON_SL } \\ \text { OT [2:0] } \end{array}$ | 000 | ```LDO3 ON Slot select 000 = Do not enable 001 = Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 100 = Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1``` |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 111 = Controlled by Hardware Enable 2 |  |
|  | 4:0 | $\begin{aligned} & \text { LDO3_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO3 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \\ & \ldots \\ & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & 0 \mathrm{Fh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.20 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.30 \mathrm{~V} \end{aligned}$ |  |

Register 7815h LDO3/4 OTP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30742 <br> (7816h) <br> LDO5/6 <br> OTP Control | 15:13 | $\begin{aligned} & \text { LDO6_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO6 ON Slot select <br> $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> 100 = Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |
|  | 12:8 | $\begin{aligned} & \text { LDO6_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO6 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $0 \mathrm{Eh}=1.60 \mathrm{~V}$ $0 \mathrm{Fh}=1.70 \mathrm{~V}$ $1 \mathrm{Eh}=3.20 \mathrm{~V}$ $1 \mathrm{Fh}=3.30 \mathrm{~V}$ |  |
|  | 7:5 | $\begin{aligned} & \text { LDO5_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO5 ON Slot select <br> $000=$ Do not enable <br> 001 = Enable in Timeslot 1 <br> 010 = Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO5_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO5 ON Voltage select 0.9 V to 1.6 V in 50 mV steps 1.7 V to 3.3 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=0.90 \mathrm{~V} \\ & 01 \mathrm{~h}=0.95 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 0 \mathrm{Eh}=1.60 \mathrm{~V} \\ & \mathrm{OFh}=1.70 \mathrm{~V} \end{aligned}$ $1 \mathrm{Eh}=3.20 \mathrm{~V}$ $1 \mathrm{Fh}=3.30 \mathrm{~V}$ |  |

Register 7816h LDO5/6 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30743 <br> (7817h) <br> LDO7/8 <br> OTP Control | 15:13 | $\begin{aligned} & \text { LDO8_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | ```LDO8 ON Slot select 000 = Do not enable 001 = Enable in Timeslot 1 \(010=\) Enable in Timeslot 2 011 = Enable in Timeslot 3 \(100=\) Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 12:8 | $\begin{aligned} & \text { LDO8_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO8 ON Voltage select <br> 1.0 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 0 \mathrm{Ch}=1.60 \mathrm{~V} \\ & 0 \mathrm{Dh}=1.70 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |  |
|  | 7:5 | $\begin{aligned} & \text { LDO7_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO7 ON Slot select <br> $000=$ Do not enable <br> $001=$ Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> 011 = Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> 101 = Enable in Timeslot 5 <br> 110 = Controlled by Hardware Enable 1 <br> 111 = Controlled by Hardware Enable 2 |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO7_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO7 ON Voltage select 1.0 V to 1.6 V in 50 mV steps 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |  |

Register 7817h LDO7/8 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30744 <br> (7818h) <br> LDO9/10 <br> OTP Control | 15:13 | $\begin{aligned} & \text { LDO10_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | ```LDO10 ON Slot select 000 = Do not enable 001 = Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 100 = Enable in Timeslot 4 101 = Enable in Timeslot 5 \(110=\) Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |
|  | 12:8 | $\begin{aligned} & \text { LDO10_ON_V } \\ & \text { SEL [4:0] } \end{aligned}$ | 0_0000 | LDO10 ON Voltage select <br> 1.0 V to 1.6 V in 50 mV steps <br> 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $0 \mathrm{Ch}=1.60 \mathrm{~V}$ $0 \mathrm{Dh}=1.70 \mathrm{~V}$ $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |  |
|  | 7:5 | $\begin{aligned} & \text { LDO9_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | ```LDO9 ON Slot select 000 = Do not enable 001 = Enable in Timeslot 1 010 = Enable in Timeslot 2 011 = Enable in Timeslot 3 100 = Enable in Timeslot 4 101 = Enable in Timeslot 5 110 = Controlled by Hardware Enable 1 111 = Controlled by Hardware Enable 2``` |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 4:0 | $\begin{aligned} & \text { LDO9_ON_VS } \\ & \text { EL [4:0] } \end{aligned}$ | 0_0000 | LDO9 ON Voltage select 1.0 V to 1.6 V in 50 mV steps 1.7 V to 3.5 V in 100 mV steps $\begin{aligned} & 00 \mathrm{~h}=1.00 \mathrm{~V} \\ & 01 \mathrm{~h}=1.05 \mathrm{~V} \\ & 02 \mathrm{~h}=1.10 \mathrm{~V} \end{aligned}$ $\begin{aligned} & 0 \mathrm{Ch}=1.60 \mathrm{~V} \\ & 0 \mathrm{Dh}=1.70 \mathrm{~V} \end{aligned}$ <br> ... $\begin{aligned} & 1 \mathrm{Eh}=3.40 \mathrm{~V} \\ & 1 \mathrm{Fh}=3.50 \mathrm{~V} \end{aligned}$ |  |

Register 7818h LDO9/10 OTP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30745 <br> (7819h) <br> LDO11/EPE <br> Control | 15:13 | $\begin{aligned} & \text { LDO11_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | LDO11 ON Slot select $000=$ Do not enable $001=$ Enable in Timeslot 1 $010=$ Enable in Timeslot 2 $011=$ Enable in Timeslot 3 $100=$ Enable in Timeslot 4 $101=$ Enable in Timeslot 5 $110=$ Controlled by Hardware Enable 1 $111=$ Controlled by Hardware Enable 2 |  |
|  | 11:8 | $\begin{array}{\|l} \hline \text { LDO11_ON_V } \\ \text { SEL [3:0] } \end{array}$ | 0000 | LDO11 ON Voltage select 0.80 V to 1.55 V in 50 mV steps $\begin{aligned} & 0 \mathrm{~h}=0.80 \mathrm{~V} \\ & 1 \mathrm{~h}=0.85 \mathrm{~V} \\ & 2 \mathrm{~h}=0.90 \mathrm{~V} \end{aligned}$ <br> $\mathrm{Eh}=1.50 \mathrm{~V}$ $F h=1.55 \mathrm{~V}$ |  |
|  | 7:5 | $\begin{array}{\|l} \hline \text { EPE2_ON_SL } \\ \text { OT [2:0] } \end{array}$ | 000 | ```EPE2 ON Slot select \\ 000 = Do not enable \\ \(001=\) Enable in Timeslot 1 \\ 010 = Enable in Timeslot 2 \\ 011 = Enable in Timeslot 3 \\ \(100=\) Enable in Timeslot 4 \\ 101 = Enable in Timeslot 5 \\ 110 = Controlled by Hardware Enable 1 \\ 111 = Controlled by Hardware Enable 2``` |  |
|  | 4:2 | $\begin{aligned} & \text { EPE1_ON_SL } \\ & \text { OT [2:0] } \end{aligned}$ | 000 | ```EPE1 ON Slot select \\ 000 = Do not enable \\ 001 = Enable in Timeslot 1 \\ \(010=\) Enable in Timeslot 2 \\ 011 = Enable in Timeslot 3 \\ \(100=\) Enable in Timeslot 4 \\ 101 = Enable in Timeslot 5 \\ 110 = Controlled by Hardware Enable 1 \\ 111 = Controlled by Hardware Enable 2``` |  |


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :---: | :---: | :--- | :---: |
|  | 0 | DC4_SLV | 0 | DC-DC4 Slave Mode select <br> $0=$ Disabled <br> $1=$ Enabled <br> DC4_SLV = 1, then DC-DC4 is a slave to DC-DC3, and <br> both converters are controlled by the DC-DC3 registers. <br> This field can only be written to by loading configuration <br> settings from OTP/ICE. In all other cases, this field is <br> Read Only. |  |

Register 7819h LDO11/EPE Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30746 <br> (781Ah) <br> GPIO1 OTP <br> Control | 15 | GP1_DIR | 1 | GPIO1 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP1_PULL } \\ & \text { [1:0] } \end{aligned}$ | 01 | GPIO1 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> $10=$ Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP1_INT_MOD } \\ & \mathrm{E} \end{aligned}$ | 0 | GPIO1 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP1_POL=1) or falling edge triggered (if GP1_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP1_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO1 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \\ & \hline \end{aligned}$ |  |
|  | 10 | GP1_POL | 1 | GPIO1 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP1_OD | 0 | GPIO1 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 8 | GP1_ENA | 0 | GPIO1 Enable control $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |
|  | 7:4 | GP1_FN [3:0] | 0000 | GPIO1 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input <br> 11 = HW Enable2 input <br> 12 = HW Control 1 input |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ```13 = HW Control2 input 14 = HW Control1 input (long de-bounce) 15 = HW Control2 input (long de-bounce) Output functions: \(0=\) GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output \(2=\mathrm{ON}\) state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved 8 = DC-DC1 DVS Done 9 = DC-DC2 DVS Done 10 = External Power Enable1 11 = External Power Enable2 12 = System Supply Good (SYSOK) 13 = Converter Power Good (PWR_GOOD) 14 = External Power Clock (2MHz) 15 = Auxiliary Reset``` |  |
|  | 2 | XTAL_ENA | 0 | Crystal Oscillator Enable <br> $0=$ Disabled at all times <br> 1 = Enabled in OFF, ON, SLEEP states <br> (Note that the BACKUP behaviour is determined by XTAL_BKUPENA.) <br> This field can only be written to by loading configuration settings from OTP/ICE. In all other cases, this field is Read Only. |  |
|  | 1 | XTAL_INH | 0 | $\begin{aligned} & \text { Crystal Start-Up Inhibit } \\ & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ <br> When XTAL_INH $=0$, the internal RC oscillator will provide CLKOUT until the crystal oscillator is valid. When XTAL_INH=1, the 'ON' transition is inhibited until the crystal oscillator is valid. |  |

## Register 781Ah GPIO1 OTP Control

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30747 <br> (781Bh) <br> GPIO2 OTP <br> Control | 15 | GP2_DIR | 1 | GPIO2 pin direction $\begin{array}{\|l\|l} 0=\text { Output } \\ 1=\text { Input } \\ \hline \end{array}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP2_PULL } \\ & \text { [1:0] } \end{aligned}$ | 01 | GPIO2 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP2_INT_MOD } \\ & \mathrm{E} \end{aligned}$ | 0 | GPIO2 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP2_POL=1) or falling edge triggered (if GP2_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 11 | $\begin{aligned} & \hline \text { GP2_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | $\begin{aligned} & \text { GPIO2 Power Domain select } \\ & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \\ & \hline \end{aligned}$ |  |
|  | 10 | GP2_POL | 1 | $\begin{array}{\|l} \text { GPIO2 Polarity select } \\ 0=\text { Inverted (active low) } \\ 1 \text { = Non-Inverted (active high) } \end{array}$ |  |
|  | 9 | GP2_OD | 0 | GPIO2 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 8 | GP2_ENA | 0 | GPIO2 Enable control $0=$ GPIO pin is tri-stated <br> 1 = Normal operation |  |
|  | 7:4 | GP2_FN [3:0] | 0000 | ```GPIO2 Pin Function Input functions: \(0=\) GPIO input (long de-bounce) 1 = GPIO input 2 = Power On/Off request 3 = Sleep/Wake request 4 = Sleep/Wake request (long de-bounce) 5 = Sleep request 6 = Power On request 7 = Watchdog Reset input 8 = DVS1 input 9 = DVS2 input \(10=\) HW Enable1 input 11 = HW Enable2 input \(12=\) HW Control1 input 13 = HW Control2 input \(14=\) HW Control1 input (long de-bounce) 15 = HW Control2 input (long de-bounce) Output functions: \(0=\) GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output 2 = ON state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved 8 = DC-DC1 DVS Done 9 = DC-DC2 DVS Done 10 = External Power Enable1 11 = External Power Enable2 12 = System Supply Good (SYSOK) 13 = Converter Power Good (PWR_GOOD) 14 = External Power Clock ( 2 MHz ) \(15=\) Auxiliary Reset``` |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 3:1 | CLKOUT_SLO T [2:0] | 000 | CLKOUT output enable ON slot select $000=$ Do not enable <br> $001=$ Enable in Timeslot 1 <br> $010=$ Enable in Timeslot 2 <br> $011=$ Enable in Timeslot 3 <br> $100=$ Enable in Timeslot 4 <br> $101=$ Enable in Timeslot 5 <br> $110=$ Do not enable <br> 111 = Do not enable |  |
|  | 0 | WDOG_ENA | 1 | Watchdog Timer Enable <br> 0 = Disabled <br> 1 = Enabled (enables the watchdog; does not reset it) <br> Protected by security key. |  |

Register 781Bh GPIO2 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30748 <br> (781Ch) <br> GPIO3 OTP <br> Control | 15 | GP3_DIR | 1 | GPIO3 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP3_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | GPIO3 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> $10=$ Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\left\lvert\, \begin{array}{\|l} \mathrm{GP} \\ \mathrm{E} \end{array}\right.$ | 0 | GPIO3 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP3_POL=1) or falling edge triggered (if GP3_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP3_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO3 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PMICVDD (LDO12) } \end{aligned}$ |  |
|  | 10 | GP3_POL | 1 | GPIO3 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP3_OD | 0 | GPIO3 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 8 | GP3_ENA | 0 | GPIO3 Enable control $0=$ GPIO pin is tri-stated 1 = Normal operation |  |
|  | 7:4 | GP3_FN [3:0] | 0000 | GPIO3 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input |  |

PD, February 2012, Rev 4.0

| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline 8=\text { DVS1 input } \\ & 9=\text { DVS2 input } \\ & 10=\text { HW Enable1 input } \\ & 11=\text { HW Enable2 input } \\ & 12=\text { HW Control1 input } \\ & 13=\text { HW Control2 input } \\ & 14=\text { HW Control1 input (long de-bounce) } \\ & 15=\text { HW Control2 input (long de-bounce) } \end{aligned}$ <br> Output functions: <br> $0=$ GPIO output <br> $1=32.768 \mathrm{kHz}$ oscillator output <br> 2 = ON state <br> 3 = SLEEP state <br> 4 = Power State Change <br> 5 = Reserved <br> 6 = Reserved <br> 7 = Reserved <br> 8 = DC-DC1 DVS Done <br> 9 = DC-DC2 DVS Done <br> 10 = External Power Enable1 <br> 11 = External Power Enable2 <br> 12 = System Supply Good (SYSOK) <br> 13 = Converter Power Good (PWR_GOOD) <br> 14 = External Power Clock (2MHz) <br> 15 = Auxiliary Reset |  |

## Register 781Ch GPIO3 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30749 <br> (781Dh) <br> GPIO4 OTP <br> Control | 15 | GP4_DIR | 1 | GPIO4 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP4_PULL } \\ & {[1: 0]} \end{aligned}$ | 01 | GPIO4 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP4_INT_MOD } \\ & \text { E } \end{aligned}$ | 0 | GPIO4 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP4_POL=1) or falling edge triggered (if GP4_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{array}{\|l} \text { GP4_PWR_DO } \\ \mathrm{M} \end{array}$ | 0 | GPIO4 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |  |
|  | 10 | GP4_POL | 1 | GPIO4 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP4_OD | 0 | GPIO4 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |


| $\begin{array}{l}\text { REGISTER } \\ \text { ADDRESS }\end{array}$ | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | 8 | GP4_ENA | 0 | $\begin{array}{l}\text { GPIO4 Enable control } \\ 0 \\ \\ \end{array}$ |  |
|  |  |  |  | GPIO pin is tri-stated |  |
|  |  | $=$ Normal operation |  |  |  |$]$


| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  | Note - LED2 also indicates an OTP Auto Program Error <br> condition |  |

Register 781Dh GPIO4 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30750 <br> (781Eh) <br> GPIO5 OTP <br> Control | 15 | GP5_DIR | 1 | GPIO5 pin direction $\begin{aligned} & 0=\text { Output } \\ & 1=\text { Input } \end{aligned}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP5_PULL } \\ & \text { [1:0] } \end{aligned}$ | 01 | GPIO5 Pull-Up / Pull-Down configuration $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP5_INT_MOD } \\ & \text { E } \end{aligned}$ | 0 | GPIO5 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP5_POL=1) or falling edge triggered (if GP5_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP5_PWR_DO } \\ & \mathrm{M} \end{aligned}$ | 0 | GPIO5 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |  |
|  | 10 | GP5_POL | 1 | GPIO5 Polarity select <br> $0=$ Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP5_OD | 0 | GPIO5 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 8 | GP5_ENA | 0 | GPIO5 Enable control $0=$ GPIO pin is tri-stated 1 = Normal operation |  |
|  | 7:4 | GP5_FN [3:0] | 0000 | GPIO5 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request <br> 6 = Power On request <br> 7 = Watchdog Reset input <br> 8 = DVS1 input <br> 9 = DVS2 input <br> 10 = HW Enable1 input <br> 11 = HW Enable2 input <br> 12 = HW Control1 input <br> 13 = HW Control2 input <br> 14 = HW Control1 input (long de-bounce) <br> 15 = HW Control2 input (long de-bounce) <br> Output functions: <br> $0=$ GPIO output |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \hline 1=32.768 \mathrm{kHz} \text { oscillator output } \\ & 2=\text { ON state } \\ & 3=\text { SLEEP state } \\ & 4=\text { Power State Change } \\ & 5=\text { Reserved } \\ & 6=\text { Reserved } \\ & 7=\text { Reserved } \\ & 8=\text { DC-DC1 DVS Done } \\ & 9=\text { DC-DC2 DVS Done } \\ & 10=\text { External Power Enable1 } \\ & 11 \text { = External Power Enable2 } \\ & 12 \text { = System Supply Good (SYSOK) } \\ & 13=\text { Converter Power Good (PWR_GOOD) } \\ & 14=\text { External Power Clock (2MHz) } \\ & 15=\text { Auxiliary Reset } \end{aligned}$ |  |

## Register 781Eh GPIO5 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R30751 <br> (781Fh) <br> GPIO6 OTP <br> Control | 15 | GP6_DIR | 1 | GPIO6 pin direction $\begin{array}{\|l} 0=\text { Output } \\ 1=\text { Input } \\ \hline \end{array}$ |  |
|  | 14:13 | $\begin{aligned} & \text { GP6_PULL } \\ & \text { [1:0] } \end{aligned}$ | 01 | GPIO6 Pull-Up / Pull-Down configuration <br> $00=$ No pull resistor <br> 01 = Pull-down enabled <br> 10 = Pull-up enabled <br> 11 = Reserved |  |
|  | 12 | $\begin{aligned} & \text { GP6_INT_MOD } \\ & \mathrm{E} \end{aligned}$ | 0 | GPIO6 Interrupt Mode <br> $0=$ GPIO interrupt is rising edge triggered (if GP6_POL=1) or falling edge triggered (if GP6_POL=0) $1=$ GPIO interrupt is triggered on rising and falling edges |  |
|  | 11 | $\begin{aligned} & \text { GP6_PWR_DO } \\ & \text { M } \end{aligned}$ | 0 | GPIO6 Power Domain select $\begin{aligned} & 0=\text { DBVDD } \\ & 1=\text { PVDD } \end{aligned}$ |  |
|  | 10 | GP6_POL | 1 | GPIO6 Polarity select <br> 0 = Inverted (active low) <br> 1 = Non-Inverted (active high) |  |
|  | 9 | GP6_OD | 0 | GPIO6 Output pin configuration $\begin{aligned} & 0=\text { CMOS } \\ & 1=\text { Open Drain } \end{aligned}$ |  |
|  | 8 | GP6_ENA | 0 | GPIO6 Enable control $\begin{aligned} & 0=\text { GPIO pin is tri-stated } \\ & 1=\text { Normal operation } \end{aligned}$ |  |
|  | 7:4 | GP6_FN [3:0] | 0000 | GPIO6 Pin Function <br> Input functions: <br> $0=$ GPIO input (long de-bounce) <br> 1 = GPIO input <br> 2 = Power On/Off request <br> 3 = Sleep/Wake request <br> 4 = Sleep/Wake request (long de-bounce) <br> 5 = Sleep request |  |


| REGISTER ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | ```6 = Power On request 7 = Watchdog Reset input 8 = DVS1 input 9 = DVS2 input 10 = HW Enable1 input 11 = HW Enable2 input 12 = HW Control1 input 13 = HW Control2 input 14 = HW Control1 input (long de-bounce) 15 = HW Control2 input (long de-bounce) Output functions: \(0=\) GPIO output \(1=32.768 \mathrm{kHz}\) oscillator output \(2=\mathrm{ON}\) state 3 = SLEEP state 4 = Power State Change 5 = Reserved 6 = Reserved 7 = Reserved 8 = DC-DC1 DVS Done 9 = DC-DC2 DVS Done 10 = External Power Enable1 11 = External Power Enable2 12 = System Supply Good (SYSOK) 13 = Converter Power Good (PWR_GOOD) 14 = External Power Clock (2MHz) 15 = Auxiliary Reset``` |  |
|  | 3:1 | $\begin{aligned} & \text { SYSOK_THR } \\ & {[2: 0]} \end{aligned}$ | 101 | SYSOK threshold (rising PVDD) <br> This is the rising PVDD voltage at which SYSOK will be asserted $\begin{aligned} 000 & =2.8 \mathrm{~V} \\ 001 & =2.9 \mathrm{~V} \end{aligned}$ $111=3.5 \mathrm{~V}$ <br> Note that the SYSOK hysteresis margin is added to these threshold levels. |  |

Register 781Fh GPIO6 OTP Control

| REGISTER <br> ADDRESS | BIT | LABEL | DEFAULT | DESCRIPTION | REFER TO |
| :--- | :---: | :--- | :---: | :--- | :---: |
| R30759 <br> (7827h) ICE <br> CHECK <br> DATA | $15: 0$ | ICE_VALID_D <br> ATA [15:0] | $0000 \_0000$ <br> $-0000 \_000$ <br> 0 | This field is checked in development mode when an <br> 'ON' transition is requested. A value of A596h is <br> required to confirm valid data. |  |

Register 7827h ICE CHECK DATA

## 30 APPLICATIONS INFORMATION

### 30.1 TYPICAL CONNECTIONS



Figure 28 WM8325 Typical Connections Diagram
For detailed schematics, bill of materials and recommended external components refer to the WM8325 evaluation board users manual.

### 30.2 VOLTAGE AND CURRENT REFERENCE COMPONENTS

A decoupling capacitor is required between VREFC and GND; a 100 nF X5R capacitor is recommended (available in 0201 package size).

A current reference resistor is required between IREFR and GND; a $100 \mathrm{k} \Omega$ (1\%) resistor is recommended

### 30.3 DC-DC BUCK CONVERTER EXTERNAL COMPONENTS

The recommended connections to the DC-DC buck converters are illustrated in Figure 29.


Note: Equivalent circuit applies for $D C-D C 2, D C-D C 3$ and $D C-D C 4$

Figure 29 DC-DC Buck Converter External Components

When selecting suitable capacitors, is it imperative that the effective capacitance is within the required limits at the applicable input/output voltage of the converter. It should be noted that some components' capacitance changes significantly depending on the DC voltage applied. Ceramic X7R or X5R types are recommended.

The choice of output capacitor varies depending on the required transient response. Larger values may be required for optimum performance under large load transient conditions. Smaller values may be sufficient for a steady load, or in applications without stringent requirements on output voltage accuracy during load transients.

For layout and size reasons, users may choose to implement large values of output capacitance by connecting two or more capacitors in parallel. To ensure stable operation, the DCm_CAP register fields must be set according to the output capacitance, as described in Section 15.6.

When selecting a suitable output inductor, the inductance value and the saturation current must be compatible with the operating conditions of the converter.

The magnitude of the inductor current ripple is dependant on the inductor value and can be determined by the following equation:

$\Delta$|  | $\Delta I_{\mathrm{L}}=$ Inductor ripple current |
| :--- | :--- |
| $\mathrm{I}_{\mathrm{L}}=\frac{V_{\text {OUT }} \cdot\left(1-\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)\right)}{} \mathrm{L} \cdot \mathrm{F}_{\text {SW }}$ | $\mathrm{V}_{\text {IN }}=$ Output voltage |
|  | $\mathrm{L}=$ Indut voltance |
|  | $\mathrm{F}_{\text {SW }}=$ Switching frequency |

As a minimum requirement, the DC current rating should be equal to the maximum load current plus one half of the inductor current ripple:

$$
\begin{array}{ll}
I_{\text {Lpeak }}=I_{\text {OUTmax }}+\left(\triangle I_{L} / 2\right) & I_{\text {Lpeak }}=\text { Inductor peak current } \\
I_{\text {OUTmax }} & =\text { Maximum load current } \\
\triangle I_{\mathrm{L}} & =\text { Inductor ripple current }
\end{array}
$$

To be suitable for the application, the chosen inductor must have a saturation current that is higher than the peak inductor current given by the above equation. To maximise the converter efficiency, the inductor should also have a low DC Resistance (DCR), resulting in minimum conduction losses. Care should also be taken to ensure that the component's inductance is valid at the applicable operating temperature.

The WM8325 incorporates a current-limit protection feature for all DC-DC Converter outputs. In order to achieve the benefit of this feature, the output inductor saturation current limit must be greater than or equal to the P-channel Current Limit for the applicable converter (see Section 7).

Wolfson recommends the following external components for use with DC-DC Converter 1.
The output inductor must be consistent with the DC1_FREQ register setting. The supported configurations are listed in Table 84. Note that for output voltages greater than 1.4 V , the 2 MHz mode must be used.

| DC1_FREQ | SWITCHING <br> FREQUENCY | OUTPUT <br> INDUCTOR | COMMENTS |
| :---: | :---: | :---: | :---: |
| 00 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| 01 | 2 MHz | $2.2 \mu \mathrm{H}$ | Best efficiency |
| 10 | 4 MHz | $1.0 \mu \mathrm{H}$ | Good transient performance and efficiency |
| 11 | 4 MHz | $0.5 \mu \mathrm{H}$ | Best transient performance |

Table 84 Output Inductor Selection - DC-DC1

The output capacitor must be consistent with the DC1_CAP register setting. For best performance, the $47 \mu \mathrm{~F}$ component is recommended. For typical applications, the $22 \mu \mathrm{~F}$ is suitable. The alternative values may be used for size or cost reasons if preferred.

| COMPONENT | VALUE | PART NUMBER | SIZE |
| :---: | :---: | :---: | :---: |
| L | $0.5 \mu \mathrm{H}$ | Coilcraft XPL2010-501ML_ | $1.9 \times 2 \times 1 \mathrm{~mm}$ |
|  | $1.0 \mu \mathrm{H}$ | Coilcraft XFL3012-102ME_ $^{*}$ | $3 \times 3 \times 1.2 \mathrm{~mm}$ |
|  | $2.2 \mu \mathrm{H}$ | Coilcraft LPS3015-222ML_ | $3 \times 3 \times 1.5 \mathrm{~mm}$ |
|  | $47 \mu \mathrm{~F}$ | MuRata GRM21BR60G476MEA1 | 0805 |
|  | $22 \mu \mathrm{~F}$ | MuRata GRM21BR60J226ME39 | 0805 |
|  | $10 \mu \mathrm{~F}$ | MuRata GRM188R60J106ME84 | 0603 |
|  | $4.7 \mu \mathrm{~F}$ | MuRata GRM188R60J475ME84 | 0603 |
| $\mathrm{C}_{\mathbb{I}}$ | $10 \mu \mathrm{~F}$ | MuRata GRM188R60J106ME84 | 0603 |

[^8]Wolfson recommends the following external components for use with DC-DC Converter 2.
The output inductor must be consistent with the DC2_FREQ register setting. The supported configurations are listed in Table 86. Note that for output voltages greater than 1.4 V , the 2 MHz mode must be used.

| DC2_FREQ | SWITCHING <br> FREQUENCY | OUTPUT <br> INDUCTOR | COMMENTS |
| :---: | :---: | :---: | :---: |
| 00 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| 01 | 2 MHz | $2.2 \mu \mathrm{H}$ | Best efficiency |
| 10 | 4 MHz | $1.0 \mu \mathrm{H}$ | Best transient performance |
| 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |

Table 86 Output Inductor Selection - DC-DC2

The output capacitor must be consistent with the DC2_CAP register setting. For best performance, the $47 \mu \mathrm{~F}$ component is recommended. For typical applications, the $22 \mu \mathrm{~F}$ is suitable; this is the minimum recommended output capacitor value.

| COMPONENT | VALUE | PART NUMBER | SIZE |
| :---: | :---: | :---: | :---: |
| L | $1 \mu \mathrm{H}$ | Coilcraft XFL4020-102ME_ | $4 \times 4 \times 2.1 \mathrm{~mm}$ |
|  | $2.2 \mu \mathrm{H}$ | TDK VLC5045-2R2N | $5 \times 5 \times 4.5 \mathrm{~mm}$ |
|  | $2.2 \mu \mathrm{H}$ | Coilcraft XAL4030-222ME_ | $4 \times 4 \times 3.1 \mathrm{~mm}$ |
|  | $47 \mu \mathrm{~F}$ | MuRata GRM21BR60G476MEA1 | 0805 |
|  | $22 \mu \mathrm{~F}$ | MuRata GRM21BR60J226ME39 | 0805 |
| $\mathrm{C}_{\mathrm{IN}}$ | $22 \mu \mathrm{~F}$ | MuRata GRM21BR60J226ME39 | 0805 |

Table 87 Recommended External Components - DC-DC2

Wolfson recommends the following external components for use with DC-DC Converters 3 and 4.
Note that the switching frequency of DC-DC3 and DC-DC4 is fixed at 2 MHz and the output inductor must be $2.2 \mu \mathrm{H}$ in all cases.

The output capacitor must be consistent with the DCm_CAP register setting. For best performance, the $47 \mu \mathrm{~F}$ component is recommended. For typical applications, the $22 \mu \mathrm{~F}$ is suitable. The alternative values may be used for size or cost reasons if preferred.

| COMPONENT | VALUE | PART NUMBER | SIZE |
| :---: | :---: | :---: | :---: |
| L | $2.2 \mu \mathrm{H}$ | Coilcraft LPS3015-222ML | $3 \times 3 \times 1.5 \mathrm{~mm}$ |
| $\mathrm{C}_{\text {OUT }}$ | $47 \mu \mathrm{~F}$ | MuRata GRM21BR60G476MEA1 | 0805 |
|  | $22 \mu \mathrm{~F}$ | MuRata GRM21BR60J226ME39 | 0805 |
|  | $10 \mu \mathrm{~F}$ | MuRata GRM188R60J106ME84 | 0603 |
| $\mathrm{C}_{\mathrm{IN}}$ | $4.7 \mu \mathrm{~F}$ | MuRata GRM188R60J475ME84 | 0603 |

Table 88 Recommended External Components - DC-DC3, DC-DC4

### 30.3.1 DC-DC3 / DC-DC4 DUAL MODE

When DC-DC3 and DC-DC4 are operating in dual mode, the external component configuration for each converter is the same as previously noted for single converters. The output load connection points $\left(V_{o}\right)$ are simply connected together as shown in Figure 30.


Figure 30 DC-DC3 I DC-DC4 Dual Mode Converter Connections

Wolfson recommends the following external components for use with DC-DC Converters 3 and 4 when operating in Dual Mode.

The output capacitor must be consistent with the DCm_CAP register setting. For best performance, the $47 \mu \mathrm{~F}$ component is recommended. For typical applications, the $22 \mu \mathrm{~F}$ is suitable. The alternative values may be used for size or cost reasons if preferred.

| COMPONENT | VALUE | PART NUMBER | SIZE |
| :---: | :---: | :---: | :---: |
| L | $2.2 \mu \mathrm{H}$ | Coilcraft LPS3015-222ML_ | $3 \times 3 \times 1.5 \mathrm{~mm}$ |
| $\mathrm{C}_{\text {OUT }}$ | $47 \mu \mathrm{~F}$ | MuRata GRM21BR60G476MEA1 | 0805 |
|  | $22 \mu \mathrm{~F}$ | MuRata GRM21BR60J226ME39 | 0805 |
|  | $10 \mu \mathrm{~F}$ | MuRata GRM188R60J106ME84 | 0603 |
| $\mathrm{C}_{\mathrm{IN}}$ | $4.7 \mu \mathrm{~F}$ | MuRata GRM188R60J475ME84 | 0603 |

Table 89 Recommended External Components - DC-DC3 / DC-DC4 Dual Mode

### 30.4 LDO REGULATOR EXTERNAL COMPONENTS

The recommended connections to the LDO Regulators are illustrated in Figure 31.


Note: Equivalent circuit applies for LDO2 through to LDO10

Figure 31 LDO Regulators External Components

When selecting suitable capacitors, is it imperative that the effective capacitance is within the required limits at the applicable input/output voltage of the converter. Ceramic X7R or X5R types are recommended.

Wolfson recommends the following external components for use with LDO Regulators 1 to 6 .

| COMPONENT | VALUE | PART NUMBER | SIZE |
| :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {out }}$ | $2.2 \mu \mathrm{~F}$ | Kemet C0402C225M9PAC | 0402 |
| $\mathrm{C}_{\mathrm{IN}}$ | $1.0 \mu \mathrm{~F}$ | MuRata GRM155R61A105KE15 | 0402 |

Table 90 Recommended External Components - LDO1 to LDO6

Wolfson recommends the following external components for use with LDO Regulators 7 to 10. For these regulators, note that it is important that the output capacitance, Cout, does not exceed $4.7 \mu \mathrm{~F}$.

| COMPONENT | VALUE | PART NUMBER | SIZE |
| :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {OUT }}$ | $1.0 \mu \mathrm{~F}$ | MuRata GRM155R61A105KE15 | 0402 |
| $\mathrm{C}_{\mathrm{IN}}$ | $1.0 \mu \mathrm{~F}$ | MuRata GRM155R61A105KE15 | 0402 |

Table 91 Recommended External Components - LDO7 to LDO10

Wolfson recommends the following external components for use with LDO Regulators 11 to 13 .

| COMPONENT | VALUE | PART NUMBER | SIZE |
| :---: | :---: | :---: | :---: |
| C Out $_{\text {(LDO11) }}$ | $0.1 \mu \mathrm{~F}$ | MuRata GRM033R60J104KE19 | 0201 |
| C out $^{\text {(LDO12) }}$ | $0.1 \mu \mathrm{~F}$ | MuRata GRM033R60J104KE19 | 0201 |
| $\mathrm{C}_{\text {OUt }}$ (LDO13) | $2.2 \mu \mathrm{~F}$ | Kemet C0402C225M9PAC | 0402 |

Table 92 Recommended External Components - LDO11 to LDO13

### 30.5 PCB LAYOUT

Poor PCB layout will degrade the performance and be a contributory factor in EMI, ground bounce and resistive voltage losses. Poor regulation and instability can result.

Simple design rules can be implemented to negate these effects:
External input and output capacitors should be placed as close to the device as possible using short wide traces between the external power components. For the DC-DC Converters, the input capacitor placement takes priority on the DC-DC converters. (For the LDO Regulators, the placement of the input and output capacitors have equal priority.)

Route the DC-DC converter output voltage feedback as an independent connection to the top of the output capacitor to create a true sense of the output voltage, routing away from noisy signals such as the LX connection.

Use a local ground island for each individual DC-DC converter connected at a single point onto a fully flooded ground plane.

Current loop areas should be kept as small as possible with loop areas changing little during alternating switching cycles.

The layout in Figure 32, for example, shows DC-DC1 layout with external components C8, L1 and C1. The input capacitor, C8, is close into the IC and shares a small ground island with the output capacitor C 1 . The inductor, L 1 , is situated in close proximity to C 1 in order to keep loop area small and minimise the trace resistance. Note also the use of short wide traces with all power tracking on a single (top) layer.


Figure 32 PCB Layout

## 31 PACKAGE DIAGRAM



| Symbols | Dimensions (mm) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX | NOTE |
| A | --- | --- | 0.85 |  |
| A1 | 0.02 | 0.05 | 0.08 |  |
| A2 | 0.64 | 0.675 | 0.71 |  |
| A3 | 0.12 | 0.13 | 0.14 |  |
| b | 0.22 | 0.25 | 0.28 |  |
| D |  | 8 BSC |  |  |
| D2 | 5.55 | 5.60 | 5.65 |  |
| E | 8 BSC |  |  |  |
| E2 | 5.55 | 5.60 | 5.65 |  |
| L | 0.22 | 0.25 | 0.28 |  |
| L1 | 0.37 | 0.4 | 0.43 |  |
| L2 | 0.47 | 0.5 | 0.53 |  |
|  | Tolerances of Form and Position |  |  |  |
| aaa | 0.10 |  |  |  |
| bbb | 0.05 |  |  |  |
| ccc | 0.08 |  |  |  |
| ddd |  |  |  |  |
| eee |  |  |  |  |
| REF |  |  |  |  |

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETRES
2. THE TERMINAL \#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-002
3. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS
4. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.

## 32 IMPORTANT NOTICE

Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person.

## ADDRESS:

Wolfson Microelectronics plc
Westfield House
26 Westfield Road
Edinburgh
EH11 2QB
United Kingdom

Tel :: +44 (0)131 2727000
Fax :: +44 (0)131 2727001
Email :: sales@wolfsonmicro.com

## 33 REVISION HISTORY

| DATE | REV | DESCRIPTION OF CHANGES | CHANGED BY |
| :---: | :---: | :---: | :---: |
| 18/08/11 | 1.0 | Initial Release | PF |
| January 2011 | 1.1 | SDOUT1 description amended to Open Drain, with external pull-up required. <br> Default value of PWRSTATE_DLY corrected. <br> Alternative 2.2 uH recommended inductor quoted for DC-DC2. <br> Undervoltage margin specified for all DC-DC converters. <br> Overvoltage margin specified for DC-DC converters 1, 2. <br> Chip Temperature (AUX_DATA) equation updated. | PF |
| 01/03/11 | 1.2 | Added notes that SLEEP > OFF is not a controlled transition; converters and regulators are disabled immediately. <br> RESET pin description updated to note integrated pull-up. <br> IRQ description updated to note pull-up in Open Drain mode. <br> System Reset and Device Reset descriptions updated, consistent with the Summary Table. <br> Recommended external pull-up resistances added in Pin Description. Internal pull-up / pull-down resistances added in Electrical Characteristics. Noted Active High (non-inverted) polarity for GPIO "Power On/Off request" function is not fully supported in development mode. | PF |
| 24/06/11 | 3.0 | Noted maximum limit on Software Resets. Also clarification of the maximum number of Watchdog / Undervoltage Device Resets. <br> Correction to DBVDD test conditions (Section 7.7). <br> RTC_PINT_FREQ definition updated. <br> DC-DC output inductor saturation limit recommendations added. <br> DC-DC2 output current characteristics updated - 1250mA max in 4 MHz mode. <br> SYSOK_THR register description updated. <br> Quiescent current characteristics updated for DC-DC 1-4. | PH |
| 15/09/11 | 4.0 | Backup battery power updated; Charger control registers deleted. <br> LDO11 output amended for LDO11_VSEL_SRC=1 and DC-DC1 disabled. OTP Register Map overview correction (GPn_TRI replaced with GPn_ENA). LDO11 maximum output current increased (only for PVDD $\geq 3.1 \mathrm{~V}$ ). | PH |
| 01/02/12 | 4.0 | Electrical Characteristics updated. <br> DC3_STNBY_LIM, DC4_STNBY_LIM descriptions updated. <br> SYSOK_THR description updated. | PH |
|  |  |  |  |


[^0]:    Table 17 Crystal Oscillator (XTAL) Interrupts

[^1]:    Table 75 Undervoltage Interrupts

[^2]:    Register 4011h Interrupt Status 1

[^3]:    Register 4039h GPIO2 Control

[^4]:    Register 404Dh Status LED 2

[^5]:    Register 406Eh LDO3 Control

[^6]:    Register 407Ah LDO7 Control

[^7]:    Register 4080h LDO9 Control

[^8]:    Table 85 Recommended External Components - DC-DC1

