

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

General Description

The MAX14983E integrates high-bandwidth analog switches, level-translating buffers, and 5V power switches to implement a complete 1:2 multiplexer for VGA monitors. The device switches graphics signals between a controller and two outputs. Integrated pullup resistors (2.2k Ω typ) are provided on the monitor-side display data channel (DDC) signal lines.

The device features a simple power interface that operates with a single +5V supply input. Two integrated power switches with current limiting and reverse-current protection pass the +5V supply to external loads with minimal voltage drop.

The horizontal and vertical synchronization (HSYNC/VSYNC) buffers shift logic levels to support +2.5V to +5.0V CMOS or TTL-compatible graphics controllers while meeting the VESA drive capability requirement of ±8mA. An internal 2.5V regulator translates the DDC voltage levels to be compatible with low-voltage graphics controllers.

The device also features monitor-detect outputs and enable inputs that allow monitor switching to operate either automatically or with inputs from the graphics controller.

The MAX14983E is available in a 32-pin (5mm x 5mm) TQFN package, and is specified over the -40°C to +85°C extended temperature range.

Applications

Servers
KVM Switches
Computing
Graphics Cards


Ordering Information appears at end of data sheet.

Benefits and Features

- ♦ Design Flexibility
 - ♦ Graphics Controller Port is Protected when V_{CC} = 0V
 - ♦ DDC Switches Limit Voltage to Low-Voltage Supply
 - ♦ Internal +2.5V Regulator
- ♦ High Level of Integration for Enhanced Performance
 - ♦ Low 5.5pF (typ) RGB Capacitance
 - ♦ 2.0ns (typ) t̄_R/t̄_F with 10pF, 2.2kΩ Load on Monitor-Side SYNC Signals
 - ♦ Source and Sink 8mA While Meeting Speed Requirements
- ♦ Saves Space on Board

 - ♦ 5mm x 5mm, 32-Pin TQFN Package

Typical Operating Circuit



For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX14983E.related.

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)	Continuous Power Dissipation (T _A = +70°C)
V _{CC} , S5V1, S5V2, SDA_, SCL_, REF, MD_,	TQFN (derate 34.5mW/°C above +70°C)2758.6mW
EN_, MDOR0.3V to +6V	Operating Temperature Range40°C to +85°C
HSYNC_, VSYNC_, R_, G_, B0.3V to (V _{CC} + 0.3V)	Junction Temperature+150°C
Continuous Current Through R_, G_, B_ Switches ±50mA	Storage Temperature Range65°C to +150°C
Continuous Current Through SDA_, SCL_ Switches ±50mA	Lead Temperature (soldering, 10s)+300°C
Continuous Current Through S5V±750mA	Soldering Temperature (reflow)+260°C
Peak Current Through R_, G_, B_, SDA_, SCL_	
(10% duty cycle)±100mA	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA}).......29°C/W Junction-to-Case Thermal Resistance (θ_{JC})..........1.7°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +5V, T_A = +25^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Quiescent Current	IQ	V_{CC} = 5.25V, $V_{\overline{EN1}}$ = $V_{\overline{EN2}}$ = V_{CC} , REF unconnected		50	150	μΑ
Operating Current	Icc	$\label{eq:hsynco} \begin{split} &\text{HSYNC0} = 50 \text{kHz, VSYNC0} = 60 \text{Hz 10\%} \\ &\text{duty cycle, R}_{\text{L}} \text{ on SYNC outputs} = 2 \text{k}\Omega, \\ &\text{REF unconnected} \end{split}$		1.5	2.7	mA
5V SWITCH (S5V1, S5V2 OUTPU	TS)					
S5V_ Voltage Drop	V _{S5V}	I _{OUT} = 55mA			0.3	V
Reverse Leakage Current	IL	$V_{CC} = 0V$, $V_{\overline{EN1}} = V_{\overline{EN2}} = 0V$, $V_{S5V1} = V_{S5V2} = 5.25V$, no load on S5V1 or S5V2			10	μΑ
Pulldown Resistor	R _{S5V1} , R _{S5V2}	$V_{S5V1} = V_{S5V2} = 1V$, $V_{\overline{EN1}} = V_{\overline{EN2}} = V_{CC}$		250		Ω
Output Current Limit	I _{LIM}		55	300	500	mA
Thermal-Shutdown Threshold	T _{SHDN}			+150		°C
Thermal-Shutdown Hysteresis	T _{SHDN} _ HYS			25		°C

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5V \pm 5\%, T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at $V_{CC} = +5V, T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DDC SWITCHES (SDA_, SCL_ IN	PUTS/OUTP	PUTS)				
Input Leakage Current	ΙL	$V_{\overline{EN1}} = V_{CC}$, $V_{\overline{EN2}} = V_{CC}$, $V_{IN} = 0V$ or 5.25V	-1		+1	μΑ
Off-Leakage Current	I _{LOFF}	V _{IN} = +5.25V, V _{CC} = 0V			10	μΑ
On-Resistance	R _{ON}	$V_{IN} = 0.8V$, $I_{SDA} = I_{SCL} = \pm 10V$		25		Ω
SDA1, SDA2, SCL1, SCL2 Internal Pullup Resistance	R _{PULLUP}	V _{SDA} _ = V _{SCL} _ = 4V		2.2		kΩ
CONTROL SIGNALS (HSYNC_, V	SYNC_, EN	INPUTS/OUTPUTS)				
Input Logic-Low Voltage	V _{IL}	HSYNC0, VSYNC0, EN1, EN2			0.8	V
Input Logic-High Voltage	V _{IH}	HSYNCO, VSYNCO, EN1, EN2	2			V
Output Logic-Low Voltage	V _{OL}	HSYNC1, HSYNC2, VSYNC1, VSYNC2, I _{SINK} = 8mA			0.5	٧
Output Logic-High Voltage	V _{OH}	HSYNC1, HSYNC2, VSYNC1, VSYNC2, ISOURCE = 8mA	2.4			V
Rise Time/Fall Time	t _R , t _F	HSYNC0 input t _R /t _F < 5ns, 10% to 90%		2		ns
MONITOR DETECTION OUTPUTS	S (MD_, MDC	DR)				
Output-Voltage Low	V _{OL}	$R_{PULLUP} = 3.3k\Omega$, $V_{PU} = 3.3V$ (Note 3)			0.3	V
Input Leakage Current	I _{LOD}	V _{IN} = 3.3V, MD_ and MDOR deasserted			1	μΑ
R_, G_, B_ SWITCH PERFORMA	NCE					
Bandwidth	f _{MAX}	Figure 1, $R_S = R_L = 50\Omega$		800		MHz
On-Loss	I _{LOSS}	Figure 1, $f = 50MHz$, $R_S = R_L = 50\Omega$		-0.6		dB
On-Resistance	R _{ON}	$I_{IN} = \pm 10 \text{mA}, V_{IN} = 0.7 \text{V}$		5	8	Ω
On-Resistance Matching	ΔR _{ON}	$I_{IN} = \pm 10 \text{mA}, V_{IN} = 0 \text{ to } 0.7 \text{V}$			1	Ω
On-Resistance Flatness	R _{FLAT} (ON)	$I_{IN} = \pm 10 \text{mA}, V_{IN} = 0 \text{ to } 0.7 \text{V}$		0.5	1	Ω
B1, B2 Internal Pullup Resistance	R _B			2.5		kΩ
Off-Leakage Current	I _{LOFF}	$V_{R_{-}} = V_{G_{-}} = V_{B0} = 0V \text{ or } V_{CC}$	-1		+1	μΑ
Off-Capacitance	C _{OFF}	f = 1MHz; R0, G0, B0 to R_, G_, B_		2.5		рF
On-Capacitance	C _{ON}	f = 1MHz; R0, G0, B0 to R_, G_, B_		5.5		рF
ESD PROTECTION						
High-ESD Pins ESD Protection		Human Body Model (Note 4)		±11	<u> </u>	kV
All Other Pins ESD Protection		Human Body Model (Note 4)		±2		kV

Note 2: All units are production tested at $T_A = +25$ °C. Specifications over temperature are guaranteed by design.

Note 3: V_{PU} is the pullup voltage.

Note 4: See the *Pin Description* section for the ESD status of each pin.

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic






Figure 1. On-Loss

Typical Operating Characteristics

 $(V_{CC} = +5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$







Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic


Typical Operating Characteristics (continued)

(V_{CC} = +5.0V, T_A = +25°C, unless otherwise noted.)





Pin Configuration




Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

Pin Description

PIN	NAME	FUNCTION	ESD
1, 20	GND	Ground	_
2	R0	RGB Analog Input	Standard
3	G0	RGB Analog Input	Standard
4	В0	RGB Analog Input	Standard
5	HSYNC0	Horizontal Sync Input	Standard
6	VSYNC0	Vertical Sync Input	Standard
7	SDA0	DDC Input/Output	Standard
8	SCL0	DDC Input/Output	Standard
9	EN2	Active-Low Enable Input 2. Assert EN2 to connect the graphics controller to the monitor on port 2 (see Table 1).	Standard
10	MDOR	Logic NOR Output of MD1 and MD2. MDOR asserts whenever a monitor is detected on either port. MDOR is an active-low, open-drain output.	Standard
11	V_{CC}	Supply Voltage. V_{CC} = +5.0V ±5%. Bypass V_{CC} to GND with a 1µF or larger ceramic capacitor as close as possible to V_{CC} .	Standard
12	S5V2	Switched 5V Out 2. S5V2 is internally pulled down when not connected.	High
13	SDA2	DDC Input/Output. SDA2 has a 2.2kΩ (typ) internal pullup resistor to S5V2.	High
14	SCL2	DDC Input/Output. SCL2 has a 2.2kΩ (typ) internal pullup resistor to S5V2.	High
15	R2	RGB Analog Output for Port 2	High
16	G2	RGB Analog Output for Port 2	High
17	B2	RGB Analog Output for Port 2	High
18	HSYNC2	Horizontal Sync Output for Port 2	High
19	VSYNC2	Vertical Sync Output for Port 2	High
21	REF	Monitor-Detection Reference. Connect a 105 Ω ±1% resistor from REF to ground.	Standard
22	VSYNC1	Vertical Sync Output for Port 1	High
23	HSYNC1	Horizontal Sync Output for Port 1	High
24	B1	RGB Analog Output for Port 1	High
25	G1	RGB Analog Output for Port 1	High
26	R1	RGB Analog Output for Port 1	High
27	SCL1	DDC Input/Output. SCL1 has a 2.2kΩ (typ) internal pullup resistor to S5V1.	High
28	SDA1	DDC Input/Output. SDA1 has a 2.2kΩ (typ) internal pullup resistor to S5V1.	High
29	S5V1	Switched 5V Out 1. S5V1 is internally pulled down when not connected.	High
30	MD2	Monitor-Detect Output 2. MD2 asserts when a monitor is detected on port 2. MD2 is an active-low, open-drain output.	Standard
31	MD1	Monitor-Detect Output 1. $\overline{\text{MD1}}$ asserts when a monitor is detected on port 1. $\overline{\text{MD1}}$ is an active-low, open-drain output.	Standard
32	EN1	Enable Input 1. Assert EN1 to connect the graphics controller to the monitor on port 1 (see Table 1).	Standard
	EP	Exposed Pad. Connect exposed pad to GND.	

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

Functional Diagram



Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

Truth Tables

Table 1. Channel Selection

EN1	EN2	VGA CONTROLLER CONNECTED TO
0	0	Port 1
0	1	Port 1
1	0	Port 2
1	1	Not Connected

Note: The B_ switches are unconnected if the HSYNC_ input is idle.

Table 2. Monitor Detection

MONITOR 1 DETECTED	MONITOR 2 DETECTED	MD1	MD2	MDOR
No	No	1	1	1
No	Yes	1	0	0
Yes	No	0	1	0
Yes	Yes	0	0	0

Note: $\overline{MD1}$, $\overline{MD2}$, and \overline{MDOR} function regardless of the state of the \overline{EN} inputs.

Detailed Description

The MAX14983E integrates high-bandwidth analog switches and level-translating buffers to implement a complete 1:2 multiplexer for VGA signals. The device provides switching for red-green-blue (RGB) signals, horizontal and vertical synchronization (HSYNC/VSYNC) pulses, display data channel (DDC) signals, and 5V power supplies. The power switches provide +5V power with current limiting and reverse-voltage protection.

The device uses a simplified power-supply interface that operates from a single +5V supply. An internal 2.5V regulator limits the voltage passed by the DDC switches to provide compatibility with low-voltage graphics controllers.

The device features two enable inputs and three monitordetection outputs. This interface signals to the graphics controller when a monitor is inserted or removed from either of the VGA ports and allows it to switch between them. Alternatively, these signals can be connected together to automatically select the port when a monitor is plugged in. A dedicated output (MDOR) signals the graphics controller when any monitor is detected.

5V Power Switches (\$5V1, \$5V2)

The device provides a switched +5V output in addition to the regular VGA signals (S5V1 and S5V2). Each output can supply 55mA with less than 300mV drop from V $_{CC}$. The S5V $_{\perp}$ outputs tolerate +5V while turned off.

The power switches are protected against overcurrent and overtemperature faults. The device limits current supplied to each monitor side to 300mA (typ). Thermal-protection circuitry shuts off the switch when the temperature exceeds +150°C. The device is re-enabled once the temperature has fallen below +125°C.

Each power switch output has a 250Ω (typ) pulldown resistor to discharge filter capacitors when the switch is off.

RGB Switches

The device provides three single-pole/double-throw (SPDT) high-bandwidth switches to route the standard VGA R, G, and B signals (Table 1). The R, G, and B analog switches are identical, and any of the three switches can be used to route red, green, or blue video signals.

Horizontal/Vertical Sync Multiplexer

The HSYNC_/VSYNC_ signals are buffered to provide level shifting and drive capability to meet the VESA specification. HSYNC_/VSYNC_ signals are only routed to the port selected by EN2 and EN1 (Table 1). HSYNC_ and VSYNC_ are not interchangeable.

Display Data Channel Multiplexer (SDA_, SCL_)

The device provides two voltage-limited SPDT switches to route DDC signals (SDA_, SCL_). These switches limit the voltage that can be passed through to the graphics controller to less than 2.5V. Internal pullup resistors on the monitor side of the switches translate the graphics controller signals to 5V compatible logic. Connect pullup resistors on SCL0 and SDA0 to define the logic level of the graphics controller.

The SDA_ and SCL_ switches are identical, and either of these two switches can be used to route SDA or SCL I²C signals.

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

Applications Information

1:2 Multiplexer for Low-Voltage Graphics Controllers

The device provides the level shifting necessary to drive two standard VGA ports using a single graphics controller. Internal buffers drive the HSYNC_ and VSYNC_ signals to VGA standard TTL levels. The DDC multiplexer provides level shifting by limiting signal levels to less than 2.5V.

Power-Supply Decoupling

Bypass V_{CC} to ground with a 1 μF or larger ceramic capacitor as close as possible to the device.

PCB Layout

High-speed switches such as the MAX14983E require proper PCB layout for optimum performance. Ensure that impedance-controlled PCB traces for high-speed signals are matched in length and as short as possible. Connect the exposed pad to a solid ground plane.

$1.5k\Omega$ $1M\Omega$ \bigvee \sim CHARGE CURRENT-DISCHARGE RESISTANCE LIMIT RESISTOR HIGH-DEVICE STORAGE VOLTAGE UNDER CAPACITOR DC TEST SOURCE

Figure 2. Human Body ESD Test Model

High-ESD Protection

Electrostatic discharge (ESD)-protection structures are incorporated on all pins to protect against electrostatic discharges up to ±2kV Human Body Model (HBM) encountered during handling and assembly. All outputs are further protected against ESD up to ±11kV (HBM) without damage (see the *Pin Description*).

The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the device continues to function without latchup.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test methodology and results.

Human Body Model

Figure 2 shows the Human Body Model. Figure 3 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a $1.5 \mathrm{k}\Omega$ resistor.




Figure 3. Human Body Current Waveform

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

Ordering Information

Package Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14983EETJ+	-40°C to +85°C	32 TQFN-EP*

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
32 TQFN-EP	T3255+4	21-0140	90-0012

Chip Information

PROCESS: BiCMOS

^{*}EP = Exposed paddle.

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/11	Initial release	_



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.