



LOW SKEW, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

ICS873039

GENERAL DESCRIPTION



The ICS873039 is a low skew, high performance LVPECL-to-3.3V LVPECL / ECL Clock Generator/Divider and a member of the HiPerClockS^M family of High Performance Clock Solutions from ICS. The ICS873039 has one LVPECL differen-

tial clock input pair. The PCLK, nPCLK pair can accept LVPECL, LVDS, CML, SSTL input levels. The clock enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS873039 ideal for clock distribution applications demanding well defined performance and repeatability.

FEATURES

- 2 divide by 2/4 differential 3.3V LVPECL outputs;
 2 divide by 4/6 differential 3.3V LVPECL outputs
- 1 differential PCLK, nPCLK input pair
- PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Maximum input frequency: 3.2GHz
- Translates any single ended input signal (LVCMOS, LVTTL, GTL) to LVPECL levels with resistor bias on nPCLK input
- Output skew: 20ps (typical)
- Part-to-part skew: 85ps (typical)
- Propagation delay: 690ps (typical)
- LVPECL mode operating voltage supply range: $V_{cc} = 2.375V$ to 3.8V, $V_{ee} = 0V$
- ECL mode operating voltage supply range: $V_{cc} = 0V, V_{EE} = -3.8V$ to -2.375V
- -40°C to 85°C ambient operating temperature
- Compatible with MC100LVEL39

BLOCK DIAGRAM



PIN ASSIGNMENT

20-Lead SOIC, 300MIL M Package 7.5mm x 12.8mm x 2.25 package body Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.





ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/ре	Description
1, 8, 20	V _{cc}	Power		Positive supply pins.
2	nEN	Input	Pulldown	Clock enable.
3	DIV_SELB	Input	Pulldown	Selects divide value for Bank B outputs as described in Table 3. LVCMOS / LVTTL interface levels.
4	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
5	nPCLK	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
6	V _{BB}	Output		Bias voltage.
7	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs (Qx) to go low, and the inverted outputs (nQX) to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.
9	nc	Unused		No connect.
10	DIV_SELA	Input	Pulldown	Selects divide value for Bank A outputs as described in Table 3. LVCMOS / LVTTL interface levels.
11	V _{EE}	Power		Negative supply pin.
12, 13	nQB3, QB3	Output		Differential output pair. LVPECL interface levels.
14, 15	nQB2, QB2	Output		Differential output pair. LVPECL interface levels.
16, 17	nQA1, QA1	Output		Differential output pair. LVPECL interface levels.
18, 19	nQA0, QA0	Output		Differential output pair. LVPECL interface levels.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R _{PULLDOWN}	Input Pulldown Resistor			75		KΩ
R _{VCC/2}	Pullup/Pulldown Resistors			50		KΩ

TABLE 3. CONTROL INPUT FUNCTION TABLE

		Inputs		Outputs							
MR	nOE	DIV_SELA	DIV_SELB	QA0, QA1	nQA0, nQA1	QB2, QB3	nQB2, nQB3				
1	Х	Х	Х	LOW	HIGH	LOW	HIGH				
0	1	Х	Х	Not Switching	Not Switching	Not Switching	Not Switching				
0	0	0	0	÷2	÷2	÷4	÷4				
0	0	0	1	÷2	÷2	÷6	÷6				
0	0	1	0	÷4	÷4	÷4	÷4				
0	0	1	1	÷4	÷4	÷6	÷6				

NOTE: After nCLK_EN switches, the clock outputs stop switching following a rising and falling input clock edge.

Integrated	ICS873039
Circuit	Low Skew, ÷2/4,÷4/6,
Systems, Inc.	LVPECL-to-3.3V LVPECL / ECL Clock Generator

DREI IMINIARY

ABSOLUTE MAXIMUM RATINGS

ADJOLUTE WAANNOW TATINGS		
Supply Voltage, V _{cc}	4.6V (LVPECL mode, $V_{EE} = 0$)	NOTE: Stresses beyond those listed under Absolute
Negative Supply Voltage, $V_{_{EE}}$	-4.6V (ECL mode, $V_{cc} = 0$)	Maximum Ratings may cause permanent damage
Inputs, V ₁ (LVPECL mode)	-0.5V to V $_{\rm cc}$ + 0.5 V	to the device. These ratings are stress specifi-
Inputs, V ₁ (ECL mode)	0.5V to V_{EE} - 0.5V	cations only. Functional operation of product at
Outputs, I _o		these conditions or any conditions beyond those
Continuous Current	50mA	listed in the DC Characteristics or AC Character-
Surge Current	100mA	istics is not implied. Exposure to absolute maxi-
V _{BB} Sink/Source, I _{BB}	± 0.5mA	mum rating conditions for extended periods may
Operating Temperature Range, TA	-40°C to +85°C	affect product reliability.
Storage Temperature, T _{STG}	-65°C to 150°C	
Package Thermal Impedance, $\theta_{_{JA}}$ (Junction-to-Ambient)	46.2°C/W (0 lfpm)	

Table 4A. Power Supply DC Characteristics, $V_{_{\rm CC}}$ = 2.375V to 3.8V; $V_{_{\rm EE}}$ = 0V

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		2.375	3.3	3.8	V
I	Power Supply Current			65		mA

TABLE 4B. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V$; $V_{ee} = 0V$

0	Demonster			-40°C			25°C			85°C		11
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High V	oltage; NOTE 1		2.275			2.295			2.33		V
V _{OL}	Output Low Vo	oltage; NOTE 1		1.545			1.52			1.535		V
V _{IH}	Input High Vol	tage(Single-Ended)	2.075			2.075			2.075			V
V _{IL}	Input Low Volt	age(Single-Ended)			1.765			1.765			1.765	V
V_{BB}	Output Voltage	e Reference; NOTE 2	1.86			1.86			1.86			V
V _{PP}	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V _{CMR}	Input High Vol Common Mod	tage le Range; NOTE 3, 4	1.2		3.3	1.2		3.3	1.2		3.3	V
I _{IH}	Input High Current	PCLK, nPCLK			150			150			150	μA
1	Input	PCLK	-10			-10			-10			μA
I _{IL}	Low Current	nPCLK	-150			-150			-150			μA

Input and output parameters vary 1:1 with V_{cc} . V_{EE} can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V. NOTE 2: Single-ended input operation is limited. $V_{cc} \ge 3V$ in LVPECL mode. NOTE 3: Common mode voltage is defined as V_{H} . NOTE 4: For single-ended applications, the maximum input voltage for PCLK, nPCLK is V_{cc} + 0.3V.



ICS873039 LOW SKEW, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

TABLE 4C. LVPECL DC CHARACTERISTICS, $V_{cc} = 2.5V$; $V_{FF} = 0V$

				-40°C			25°C			85°C		
Symbol	Parameter		Min	Тур	Мах	Min	Тур	Max	Min	Тур	Мах	Units
V _{OH}	Output High V	oltage; NOTE 1		1.475			1.495			1.53		V
V _{ol}	Output Low Vo	oltage; NOTE 1		0.745			0.72			0.735		V
V _{IH}	Input High Vol	tage(Single-Ended)	1.275			1.275			1.275			V
V _{IL}	Input Low Volt	age(Single-Ended)			0.965			0.965			0.965	V
V _{PP}	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V _{CMR}	Input High Vol Common Mod	tage le Range; NOTE 3, 4	1.2		2.5	1.2		2.5	1.2		2.5	V
I _{IH}	Input High Current	PCLK nPCLK			150			150			150	μA
	Input	PCLK	-10			-10			-10			μA
I _{IL}	Low Current	nPCLK	-150			-150			-150			μA

Input and output parameters vary 1:1 with V_{cc} , V_{EE} can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V. NOTE 2: Single-ended input operation is limited. $V_{cc} \ge 3V$ in LVPECL mode. NOTE 3: Common mode voltage is defined as V_{IH} .

NOTE 4: For single-ended applications, the maximum input voltage for PCLK, nPCLK is V_{cc} + 0.3V.

TABLE 4D. ECL DC CHARACTERISTICS, $V_{cc} = 0V$; $V_{ee} = -3.8V$ to -2.375V

0	Demonster			-40°C			25°C			85°C		Unite
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High V	oltage; NOTE 1		-1.025			-1.005			-0.97		V
V _{ol}	Output Low Vo	oltage; NOTE 1		-1.755			-1.78			-1.765		V
V _{IH}	Input High Vol	tage(Single-Ended)	-1.225			-1.225			-1.225			V
V _{IL}	Input Low Volt	age(Single-Ended)			-1.535			-1.535			-1.535	V
V _{BB}	Output Voltage	e Reference; NOTE 2	-1.44			-1.44			-1.44			V
V _{PP}	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V _{CMR}	Input High Vol Common Mod	tage le Range; NOTE 3, 4	V _{EE} +1.2V		0	V _{EE} +1.2V		0	V _{EE} +1.2V		0	V
I _{IH}	Input High Current	PCLK, nPCLK			150			150			150	μΑ
	Input	PCLK	-10			-10			-10			μA
I	Low Current	nPCLK	-150			-150			-150			μA

Input and output parameters vary 1:1 with V_{cc}. V_{EE} can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 Ω to V_{cc} - 2V. NOTE 2: Single-ended input operation is limited. V_{cc} ≥ 3V in LVPECL mode.

NOTE 3: Common mode voltage is defined as V_{II}.

NOTE 4: For single-ended applications, the maximum input voltage for PCLK, nPCLK is V_{cc} + 0.3V.





ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

TABLE 5. AC Characteristics, $V_{_{\rm CC}}$ = 0V; $V_{_{\rm EE}}$ = -3.8V to -2.375V or $V_{_{\rm CC}}$ = 2.375 to 3.8V; $V_{_{\rm EE}}$ = 0V

Cumhal	Devemeter			-40°C	;		25°C			85°C		Units
Symbol	Parameter		Min	Тур	Мах	Min	Тур	Мах	Min	Тур	Мах	Units
f _{MAX}	Input Frequency				3.2			3.2			3.2	GHz
t _{PD}	Propagation Delay; NO	TE 1		690			690			690		ps
<i>t</i> sk(o)	Output Skew; NOTE 2,	4		20			20			20		ps
<i>t</i> sk(pp)	Part-to-Part Skew; NOT	Е 3, 4		85			85			85		ps
<i>t</i> jit	Buffer Additive Phase J refer to Additive Phase			0.03			0.03			0.03		ps
t _R /t _F	Output Rise/Fall Time	20% to 80%		200			200			200		ps

All parameters are measured \leq 1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.



ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

PARAMETER MEASUREMENT INFORMATION





ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-to-3.3V LVPECL / ECL Clock Generator

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LVCMOS LEVELS

Figure 1A shows an example of the differential input that can be wired to accept single ended LVCMOS levels. The reference voltage level $V_{_{RB}}$ generated from the device is connected to

the negative input. The C1 capacitor should be located as close as possible to the input pin.



WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LVPECL LEVELS

Figure 1B shows an example of the differential input that can be wired to accept single ended LVPECL levels. The reference

voltage level $V_{_{\rm BB}}$ generated from the device is connected to the negative input.







ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive



FIGURE 2A. LVPECL OUTPUT TERMINATION

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 2A and 2B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



FIGURE 2B. LVPECL OUTPUT TERMINATION



ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 3A and Figure 3B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very close to



FIGURE 3A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE



FIGURE 3C. 2.5V LVPECL TERMINATION EXAMPLE

ground level. The R3 in Figure 3B can be eliminated and the termination is shown in *Figure 3C*.



FIGURE 3B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE



ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 4A to 4F* show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

FIGURE 4A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN OPEN COLLECTOR CML DRIVER



FIGURE 4C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER



FIGURE 4E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN SSTL DRIVER

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.



FIGURE 4B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A BUILT-IN PULLUP CML DRIVER



FIGURE 4D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE



FIGURE 4F. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER



LOW SKEW, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

ICS873039

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS873039. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS873039 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for V_{cc} = 3.8V, which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.8V * 65mA = **247mW**
- Power (outputs)_{MAX} = 30.94mW/Loaded Output pair
 If all outputs are loaded, the total power is 4 * 30.2mW = 120.8mW

Total Power (3.8V, with all outputs switching) = 247mW + 120.8mW = 367.8mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_{A}$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 39.7°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $85^{\circ}C + 0.368W * 39.7^{\circ}C/W = 99.6^{\circ}C$. This is well below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE $\theta_{_{JA}}$ for 20-pin SOIC Forced Convection

θ_{JA} by Velocity (Linear Feet per Minute)							
	0	200	500				
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W				
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W				

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.



ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50 Ω load, and a termination voltage of V cco - 2V.

- For logic high, $V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} 0.935V$ $(V_{CC_MAX} - V_{OH_MAX}) = 0.935V$
- For logic low, $V_{OUT} = V_{OL_{MAX}} = V_{CCO_{MAX}} 1.67V$ $(V_{CCO_{MAX}} - V_{OL_{MAX}}) = 1.67V$

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{CCO_{MAX}} - 2V))/R_{L}] * (V_{CCO_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CCO_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{CCO_{MAX}} - V_{OH_{MAX}}) = [(2V - 0.935V)/50\Omega] * 0.935V = 19.92mW$

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{CCO_{MAX}} - 2V))/R_{L}] * (V_{CCO_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CCO_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{CCO_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.67V)/50\Omega] * 1.67V = 11.02mW$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.94mW



ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

RELIABILITY INFORMATION

TABLE 7. $\boldsymbol{\theta}_{JA}$ vs. Air Flow Table for 20 Lead SOIC

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	83.2°C/W	65.7°C/W	57.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	46.2°C/W	39.7°C/W	36.8°C/W

TRANSISTOR COUNT

The transistor count for ICS873039 is: 434



ICS873039

LOW SKEW, ÷2/4,÷4/6, LVPECL-TO-3.3V LVPECL / ECL CLOCK GENERATOR

PACKAGE OUTLINE - M SUFFIX FOR 20 LEAD SOIC



 TABLE 8 PACKAGE DIMENSIONS

SYMPOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	20		
А		2.65	
A1	0.10		
A2	2.05	2.55	
В	0.33	0.51	
С	0.18	0.32	
D	12.60	13.00	
E	7.40	7.60	
е	1.27 BASIC		
Н	10.00	10.65	
h	0.25	0.75	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-013, MO-119



ICS873039 Low Skew, ÷2/4,÷4/6, LVPECL-to-3.3V LVPECL / ECL Clock Generator

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS873039AM	ICS873039AM	20 lead SOIC	38 per Tube	-40°C to 85°C
ICS873039AMT	ICS873039AM	20 lead SOIC on Tape and Reel	1000	-40°C to 85°C

The aforementioned trademark, HiPerClockSTM is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.