



Low Skew, 1-To-6, Crystal/LVCMOS/Differential - 3.3V, 2.5V LVPECL Fanout Buffer

Features

- → 6 LVPECL outputs
- → Up to 1.5GHz output frequency
- → Ultra low additive phase jitter: < 0.03 ps (typ) (differential 156.25MHz, 12KHz to 20MHz integration range)
- → Selectable reference inputs support either single-ended or differential or Xtal
- → Low skew between outputs (<80ps)
- → Low delay from input to output (Tpd typ. 1.5ns)
- → Separate Input output supply voltage for level shifting
- → 2.5V / 3.3V power supply
- → Industrial temperature support
- → TSSOP-24 package

Description

The PI6C4911506-06 is a high performance LVPECL fanout buffer device that accepts crystal, single ended and differential inputs. The part supports up to 1.5GHz frequency. This device is ideal for systems that need to distribute low jitter clock signals to multiple destinations.

Pin Configuration (24-Pin TSSOP)

		_		
CLK_EN Pullup CLK_SEL0 Pulldown CLK_SEL1 Pulldown XTAL_IN OSC XTAL_OUT OSC CLK0 Pulldown CLK1 Pulldown nCLK1 Pullup	D Q LE Q Q Q Q Q Q Q Q Q S NQS	s	nQ2 1 0 Q2 2 VDD 3 nQ1 4 Q1 5 VEE 6 nQ0 7 Q0 8 CLK_SEL0 9 XTAL_IN 10 XTAL_OUT 11 CLK_EN 12	24 Q3 23 nQ3 22 VDD 21 Q4 20 nQ4 19 VDD 18 Q5 17 nQ5 16 CLK_SEL1 15 nCLK1 14 CLK0
		[

Block Diagram





Pinout Table

Pin #	Pin Name	Ту	pe	Description
1, 2	nQ2, Q2	Output		Differential output pair. LVPECL interface levels
3, 19, 22	V _{DD}	Power		Power supply pins
4, 5	nQ1, Q1	Output		Differential output pair. LVPECL interface levels
6	V _{EE}	Power		Negative supply pin
7, 8	nQ0, Q0	Output		Differential output pair. LVPECL interface levels
9, 16	CLK_SEL0, CLK_SEL1	Input	Pulldown	Clock select pins. LVCMOS/LVTTL interface levels. See Table 3B
10	XTAL_IN	Input		Parallel resonant crystal interface. XTAL_IN is the input
11	XTAL_OUT	Output		Parallel resonant crystal interface. XTAL_OUT is the output
12	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follow clock input When LOW, the outputs are disabled LVCMOS / LVTTL interface levels. See Table 3A
13	CLK0	Input	Pulldown	LVCMOS/LVTTL clock input
14	CLK1	Input	Pulldown	Non-inverting differential clock input
15	nCLK1	Input	Pullup	Inverting differential clock input
17, 18	nQ5, Q5	Output		Differential output pair. LVPECL interface levels
20, 21	nQ4, Q4	Output		Differential output pair. LVPECL interface levels
23, 24	nQ3, Q3	Output		Differential output pair. LVPECL interface levels

Note:

1. Pullup and Pulldown refer to internal input resistors. See Table "Pin Characteristics" on page 6, for typical values.

16-0127





Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested)

Storage temperature55 to +150°C
Supply Voltage to Ground Potential (VDD)0.5 to +4.6V
Inputs (Referenced to GND)0.5 to VDD+0.5V
Clock Output (Referenced to GND)0.5 to VDD+0.5V

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Power Supply Characteristics and Operating Conditions

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
N7	Cons Sumpley Waltage		3.135		3.465	V
Vdd	Core Supply Voltage		2.375		2.625	V
Idd	Core Power Supply Current	Outputs unloaded			150	mA
TA	Ambient Operating Temperature		-40		85	°C

LVCMOS / LVTTL DC Characteristics ($V_{DD} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40$ °C to 85°C)

Symbol	Parameter		Test Condition	Min.	Тур.	Max.	Units
VIH	Innut High Voltage		$V_{DD} = 3.3 V$	2		V _{DD} +0.3	
V IH	Input High Voltage		$V_{DD} = 2.5 V$	1.7		V _{DD} +0.3	V
17	Innut Loux Voltage		$V_{DD} = 3.3 V$	-0.3		0.8	v
Vil	Input Low Voltage		$V_{DD} = 2.5 V$	-0.3		0.7	
I _{IH}	Input High Current	CLK0, CLK_SEL0:1	$V_{\rm DD} = V_{\rm IN} = 3.465 V \text{ or } 2.625 V$			150	
		CLK_EN	$V_{\rm DD} = V_{\rm IN} = 3.465 \text{V} \text{ or } 2.625 \text{V}$			20	
т	Lamut Low Cumont	CLK0, CLK_SEL0:1	$V_{DD} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$	-15			μΑ
IIL	Input Low Current CLK_EN		$V_{DD} = 3.465$ V or 2.625V, $V_{IN} = 0$ V	-150			





Differential DC Characteristics ($V_{DD} = 3.3V \pm 5\%$ or 2.5V±5%, $V_{EE} = 0V$, $T_{A} = -40$ °C to 85°C)

Symbol	Parameter		Test Condition	Min.	Тур.	Max.	Units
V _{CMR}	Common Mode Input Voltage ^{1,2}			V_{EE} +0.5		V _{DD} -0.85	V
V _{PP}	Peak-to-Peak Input Voltage 1			0.15		1.3	v
I _{IL}	Input Low Current	nCLK1	$V_{\rm DD} = 3.465 \text{V} \text{ or } 2.625 \text{V}, V_{\rm IN} = 0 \text{V}$	-150			
TIL	input Low Guirent	CLK1	$V_{\rm DD} = 3.465 \text{V} \text{ or } 2.625 \text{V}, V_{\rm IN} = 0 \text{V}$	-5			۸
I _{IH}	Input High Current	nCLK1	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μΑ
[▲] 1∏		CLK1	$V_{\rm DD} = V_{\rm IN} = 3.465 V$			150	

Note:

1. $\mathrm{V_{IL}}$ should not be less than -0.3V.

2. Common mode voltage is defined as $\mathrm{V}_{\mathrm{CMR}}$.

DC Electrical Specifications- LVPECL Outputs

Parameter	Description	Conditions	Min.	Тур.	Max.	Units	
		V _{DD} =3.3V	2.1		2.6	- V	
Voh	Output High voltage	V _{DD} =2.5V	1.3		1.6		
		V _{DD} =3.3V	1.3		1.8	- V	
Vol	Output Low voltage	V _{DD} =2.5V	0.5		0.8		

Crystal Characteristics

Parameter	Test Condition	Min.	Тур.	Max.	Units
Mode of Oscillation Fundamental				ıl	
Frequency		12		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

Note:

1. Characterized using an 18pF parallel resonant crystal.







Symbol	Paramet	Parameter		Min.	Тур.	Max.	Units
		CLK1/nCLK1				1500	MHz
f _{MAX} Output Frequency	CLK0				300	IVIIIZ	
t _{PD}	Propagation Delay 1A, 1B	Propagation Delay ^{1A, 1B}			1.5		ns
			CLK1/nCLK1, 156.25MHz,				
tjit	Buffer Additive Jitter, R	Buffer Additive Jitter, RMS			0.03		ps
			12kHz - 20MHz				
tsk(o)	Output Skew ²					80	ps
tsk(pp)	Part-to-Part Skew ³					450	ps
$t_{\rm R}^{\prime}/t_{\rm p}^{\prime}$	Output Rise/Fall Time		20% to 80%	120		350	ps
odc	Output Duty Cycle			48		52	%

AC Characteristics (V $_{\rm DD}$ = 3.3V±5%, V $_{\rm EE}$ = 0V, T $_{\rm A}$ = -40°C to 85°C)

AC Characteristics ($V_{DD} = 2.5V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40$ °C to 85 °C)

Symbol	Parame	Parameter		Min.	Тур.	Max.	Units
C	Output English av	CLK1/nCLK1				1500	MIL
f _{MAX}	Output Frequency	CLK0				300	MHz
t _{PD}	Propagation Delay 1A, 1B	Propagation Delay ^{1A, 1B}			1.5		ns
tjit	Buffer Additive Jitter, H	Buffer Additive Jitter, RMS			0.03		ps
			12kHz - 20MHz				
tsk(o)	Output Skew ²					80	ps
tsk(pp)	Part-to-Part Skew ³					450	ps
$t_{R}^{\prime}/t_{P}^{\prime}$	Output Rise/Fall Time	Output Rise/Fall Time		120		350	ps
odc	Output Duty Cycle	Output Duty Cycle		48		52	%

Note:

1A. Measured from the differential input crossing point to the differential output crossing point.

1B. Measured from V $_{_{\rm DD}}$ /2 input crossing point to the differential output crossing point.

2. Defined as skew between outputs at the same supply voltage and with equal load conditions.

3. Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions.







Pin Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor	CLK0, CLK1		51		kΩ
R _{PULLUP}	Input Pulup Resistor	nCLK1		51		kΩ

Control Input Function Table

	In	Out	puts		
CLK_EN	CLK_SEL1	CLK_SEL0	Selected Source	Q0:Q5	nQ0:nQ5
0	0	0	XTAL	Low	High
0	0	1	CLK0	Low	High
0	1	Х	CLK1/ nCLK1	Low	High
1	0	0	XTAL	Enabled	Enabled
1	0	1	CLK0	Enabled	Enabled
1	1	Х	CLK1/ nCLK1	Enabled	Enabled

Configuration Test Load Board Termination for LVPECL



16-0127







Packaging Mechanical: 24-Contact TSSOP (L)



16-0075

Note: For latest package info, please check: http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics/

Ordering Information

Ordering Code	Package Code	Package Type	Operating Temperature
PI6C4911506-06LIE	L	24-pin, 173mil Wide (TSSOP)	-40°C to 85°C
PI6C4911506-06LIEX	L	24-pin, 173mil Wide (TSSOP), Tape & Reel	-40°C to 85°C

Note:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

16-0127

2. "E" denotes Pb-free and Green

3. Adding an "X" at the end of the ordering code denotes tape and Reel packaging