# **Power MOSFET**

# -12 V, -7.7 A, μCool™ Single P-Channel, 2x2 mm, WDFN Package

#### **Features**

- Recommended Replacement Device NTLUS3A40P
- WDFN Package Provides Exposed Drain Pad for Excellent Thermal Conduction
- 2x2 mm Footprint Same as SC-88 Package
- Lowest R<sub>DS(on)</sub> Solution in 2x2 mm Package
- 1.2 V R<sub>DS(on)</sub> Rating for Operation at Low Voltage Logic Level Gate Drive
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Applications**

- High Side Load Switch
- DC-DC Converters (Buck and Boost Circuits)
- Optimized for Battery and Load Management Applications in Portable Equipment
- Li-Ion Battery Linear Mode Charging

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Paran	neter		Symbol	Value	Unit
Drain-to-Source Voltage	Drain-to-Source Voltage		$V_{DSS}$	-12	V
Gate-to-Source Voltag	je		$V_{GS}$	±8.0	V
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	-5.9	Α
Current (Note 1)	State	T <sub>A</sub> = 85°C		-4.2	
	t ≤ 5 s	T <sub>A</sub> = 25°C		-7.7	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.9	W
	t ≤ 5 s			3.3	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	-3.5	Α
Current (Note 2)	Steady	T <sub>A</sub> = 85°C		-2.5	
Power Dissipation (Note 2)	State	T <sub>A</sub> = 25°C	$P_{D}$	0.7	W
Pulsed Drain Current	t <sub>p</sub> =	10 μs	I <sub>DM</sub>	-24	Α
Operating Junction and	l Storage T	emperature	T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	ç
Source Current (Body I	Diode) (Not	te 2)	I <sub>S</sub>	-2.7	Α
Lead Temperature for S (1/8" from case for 10 s		urposes	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size, (30 mm², 2 oz Cu).



#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX (Note 1)
	25 mΩ @ –4.5 V	–5.9 A
	35 mΩ @ –2.5 V	-5.3 A
–12 V	45 mΩ @ –1.8 V	-2.0 A
	60 mΩ @ –1.5 V	–1.0 A
	95 mΩ @ –1.2 V	-0.2 A





#### MARKING DIAGRAM

WDFN6 CASE 506AP




J7 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTLJS2103PTAG	WDFN6 (Pb-Free)	3000/Tape & Reel
NTLJS2103PTBG	WDFN6 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	65	
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{ heta JA}$	38	°C/W
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{\theta JA}$	180	

- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
   Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

## $\textbf{MOSFET ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise noted})$

Parameter	Symbol	Test Condition	ıs	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = -25$	50 μΑ	-12			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	$I_D = -250 \mu\text{A}$ , Ref to	25°C		-8.0		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V 10.V.V 0.V	$T_J = 25^{\circ}C$			-1.0	μΑ
		$V_{DS} = -12 \text{ V}, V_{GS} = 0 \text{ V}$	T <sub>J</sub> = 85°C			-5.0	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm$	8.0 V			±0.1	μΑ
ON CHARACTERISTICS (Note 5)	-				-		-
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = -2$	50 μΑ	-0.3		-0.8	V
Negative Gate Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				2.6		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS} = -4.5, I_D = -8$	5.9 A		25	40	mΩ
	, ,	$V_{GS} = -4.5, I_D = -3$	3.0 A		25	40	1
		$V_{GS} = -2.5, I_D = -8$	5.3 A		35	50	1
		$V_{GS} = -2.5, I_D = -3$	3.0 A		35	50	
		$V_{GS} = -1.8, I_D = -2.8$	2.0 A		45	75	1
		$V_{GS} = -1.5, I_D = -1.5$	1.0 A		60	100	1
		$V_{GS} = -1.2, I_D = -20$	00 mA		95	400	1
Forward Transconductance	9FS	V <sub>DS</sub> = -6.0 V, I <sub>D</sub> = -	-2.0 A		8.8		S
CHARGES, CAPACITANCES AND GA	TE RESISTAN	CE		<u>L</u>			
Input Capacitance	C <sub>ISS</sub>				1157		pF
Output Capacitance	Coss	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ N}$ $V_{DS} = -6.0 \text{ V}$	ИHz,		300		1
Reverse Transfer Capacitance	C <sub>RSS</sub>	VDS = 0.0 V			200		1
Total Gate Charge	Q <sub>G(TOT)</sub>				12.8	15	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -4.5 \text{ V}$	–9.6 V,		0.4		1
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -9.6 \text{ V},$ $I_{D} = -5.9 \text{ A}$ 1.6		1.6		1	
Gate-to-Drain Charge	$Q_{GD}$				3.6		1
Gate Resistance	$R_{G}$				15.7		Ω
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t <sub>d(ON)</sub>				8.0		ns
Rise Time	t <sub>r</sub>	$V_{GS} = -4.5 \text{ V}, V_{DD} = -4.5 \text{ V}$	–8.0 V,		27		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = -5.9 \text{ A}, R_G = 2$	2.0 Ω		74		1
Fall Time	t <sub>f</sub>				88		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS						-
Forward Recovery Voltage	$V_{SD}$	\/aa = 0 \/ l= 10 ^	$T_J = 25^{\circ}C$		0.62	1.0	V
		$V_{GS} = 0 \text{ V}, I_{S} = -1.0 \text{ A}$	T <sub>J</sub> = 85°C		0.56		]
Reverse Recovery Time	t <sub>RR</sub>		•		27	50	
Charge Time	t <sub>a</sub>	$V_{GS}$ = 0 V, $d_{ISD}/d_t$ = 100 A/ $\mu$ s, $I_S$ = -1.0 A			10		ns
Discharge Time	t <sub>b</sub>				17		7
Reverse Recovery Time	Q <sub>RR</sub>				14		nC

- 5. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.
- 6. Switching characteristics are independent of operating junction temperatures.

#### TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Threshold Voltage




Figure 12. Single Pulse Maximum Power Dissipation

## **TYPICAL PERFORMANCE CURVES** ( $T_J = 25$ °C unless otherwise noted)




Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. FET Thermal Response

#### PACKAGE DIMENSIONS

#### WDFN6 2x2 CASE 506AP-01 **ISSUE B**



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL LEAD IS CONNECTED TO TERMINAL LEAD # 4.
- 6. PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.


	MILLIMETERS		
DIM	MIN	MAX	
Α	0.70	0.80	
A1	0.00	0.05	
A3	0.20 REF		
b	0.25	0.35	
b1	0.51	0.61	
D	2.00 BSC		
D2	1.00	1.20	
E	2.00 BSC		
E2	1.10 1.30		
е	0.65 BSC		
K	0.15 REF		
L	0.20	0.30	
L2	0.20	0.30	
J	0.27 REF		
J1	0.65 REF		

## STYLE 1:

PIN 1. DRAIN 2. DRAIN

- GATE 3.
- SOURCE
- DRAIN
- 5. DRAIN 6.

#### SOLDERMASK DEFINED **MOUNTING FOOTPRINT**



 $\mu$ Cool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative