## Primary-Side Regulation Dimmable LED Driver Controller with Active-PFC

### **General Description**

The RT7306 is a constant current LED driver with active power factor correction. It supports high power factor across a wide range of line voltages, and it drives the converter in the Quasi-Resonant (QR) mode to achieve higher efficiency. By using Primary Side Regulation (PSR), the RT7306 controls the output current accurately without a shunt regulator and an opto-coupler at the secondary side, reducing the external component count, the cost, and the volume of the driver board.

RT7306 is compatible with analog dimming. The output current can be modulated by the DIM pin. An in-house design high voltage (HV) start-up device is integrated in the RT7306 to minimize the power loss and shorten the start-up time.

The RT7306 embeds comprehensive protection functions for robust designs, including LED open-circuit protection, LED short-circuit protection, output diode short-circuit protection, VDD Under-Voltage Lockout (UVLO), VDD Over-Voltage Protection (VDD OVP), Over-Temperature Protection (OTP), and cycle-by-cycle current limitation.

### Features

- Tight LED Current Regulation
- No Opto-Coupler and TL431 Required
- Power Factor Correction (PFC)
- Compatible with Analog Dimming
- Built-in HV Start-up Device
- Quasi-Resonant
- Maximum/Minimum Switching Frequency Clamping
- Maximum/Minimum on-Time Limitation
- Wide VDD Range (up to 34V)
- THD Optimization
- Input-Voltage Feed-Forward Compensation
- Multiple Protection Features
  - LED Open-Circuit Protection
  - LED Short-Circuit Protection
  - Output Diode Short-Circuit Protection
  - VDD Under-Voltage Lockout
  - VDD Over-Voltage Protection
  - Over-Temperature Protection
  - Cycle-by-Cycle Current Limitation


### Applications

AC/DC LED Lighting Driver

**Buck-Boost Application Circuit** 

## **Simplified Application Circuit**

### **Flyback Application Circuit**



#### Copyright © 2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DS7306-02 January 2016 www.richtek.com

#### 1





## **Ordering Information**

### RT7306 🗖 🗖

Package Type S: SOP-8

-Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

### **Marking Information**

```
RT7306
GSYMDNN
.
```

RT7306GS : Product Number YMDNN : Date Code

## **Pin Configurations**




SOP-8

Pin No.	Pin Name	Pin Function			
1	ΗV	High Voltage Input for Startup.			
2	GND	Ground of the Controller.			
3	COMP	Compensation Node. Output of the internal trans-conductance amplifier.			
4	DIM	Analog Dimming Signal Input. LED driving current can be adjusted by an analog voltage.			
5	ZCD	Zero Current Detection Input. This pin is used to sense the voltage at auxiliary winding of the transformer.			
6	CS	Current Sense Input. Connect this pin to the current sense resistor.			
7	GD	Gate Driver Output for External Power MOSFET.			
8	VDD	Supply Voltage (V <sub>DD</sub> ) Input. The controller will be enabled when V <sub>DD</sub> exceeds $V_{TH_ON}$ and disabled when V <sub>DD</sub> is lower than $V_{TH_OFF}$ .			

### **Functional Pin Description**

Copyright © 2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com

## **Function Block Diagram**




### Operation

### Critical-Conduction Mode (CRM) with Constant On-Time Control

Figure 1 shows a typical flyback converter with input voltage ( $V_{IN}$ ). When main switch Q1 is turned on with a fixed on-time ( $t_{ON}$ ), the peak current ( $I_{L_PK}$ ) of the magnetic inductor ( $L_m$ ) can be calculated by the following equation :

$$I_{L\_PK} = \frac{V_{IN}}{L_m} \times t_{ON}$$




If the input voltage is the output voltage of the full-bridge rectifier with sinusoidal input voltage  $(V_{IN\_PK\cdot sin(\theta)})$ , the inductor peak current  $(I_{L\_PK})$  can be expressed as the following equation :


$$I_{L\_PK} = \frac{V_{IN\_PK} \times |sin(\theta)| \times t_{ON}}{L_m}$$

When the converter operates in CRM with constant on-time control, the envelope of the peak inductor current will follow the input voltage waveform with in-phase. Thus, high power factor can be achieved, as shown in Figure 2.

Figure 1. Typical Flyback Converter







RT7306 needs no shunt regulator and opto-coupler at the secondary side to achieve the output current regulation. Figure 3 shows several key waveforms of a conventional flyback converter in Quasi-Resonant (QR) mode, in which V<sub>AUX</sub> is the voltage on the auxiliary winding of the transformer.




Figure 3. Key Waveforms of a Flyback Converter

4

#### Voltage Clamping Circuit

The RT7306 provides a voltage clamping circuit at ZCD pin since the voltage on the auxiliary winding is negative when the main switch is turned on. The lowest voltage on ZCD pin is clamped near zero to prevent the IC from being damaged by the negative voltage. Meanwhile, the sourcing ZCD current (IzcD\_SH), flowing through the upper resistor (R<sub>ZCD1</sub>), is sampled and held to be a line-voltage-related signal for propagation delay compensation. The RT7306 embeds the programmable propagation delay compensation through CS pin. A sourcing current I<sub>CS</sub> (equal to IZCD SH X KPC) applies a voltage offset (ICS X RPC) which is proportional to line voltage on CS to compensate the propagation delay effect. Thus, the output current can be equal at high and low line voltage.

#### **Quasi-Resonant Operation**

Figure 4 illustrates how valley signal triggers PWM. If no valley signal detected for a long time, the next PWM is triggered by a starter circuit at end of the interval ( $t_{START}$ , 130µs typ.) which starts at the rising edge of the previous PWM signal. A blanking time ( $t_{S(MIN)}$ , 8.5µs typ.), which starts at the rising edge of the previous PWM signal, limits minimum switching period. When the  $t_{S(MIN)}$  interval is on-going, all of valley signals are not allowed to trigger the next PWM signal. After the end of the  $t_{S(MIN)}$  interval, the coming valley will trigger the next PWM signal. If one or more valley signals are detected during the  $t_{S(MIN)}$  interval and no valley is detected after the end of the  $t_{S(MIN)}$  interval, the next PWM signal will be triggered automatically at end of the  $t_{S(MIN)} + 5µs$  (typ.).

Valley Signal

PWM

Valley

Signal

PWM

Valley

Signal

PWM

Valley Signal

PWM




Figure 5. Dimming Curve

#### Protections

#### **LED Open-Circuit Protection**

In an event of output open circuit, the converter will be shut down to prevent being damaged, and it will be auto-restarted when the output is recovered. Once the LED is open-circuit, the output voltage keeps rising, causing the voltage on ZCD pin V<sub>ZCD</sub> rising accordingly. When the sample-and-hold ZCD voltage (V<sub>ZCD\_SH</sub>) exceeds its OV threshold (V<sub>ZCD\_OVP</sub>, 3.2V typ.), output OVP will be activated and the PWM output (GD pin) will be forced low to turn off the main switch. If the output is still open-circuit when the converter restarts, the converter will be shut down again.

#### **Output Diode Short-Circuit Protection**

When the output diode is damaged as short-circuit, the transformer will be led to magnetic saturation and the main switch will suffer from a high current stress. To avoid the above situation, an output diode short-circuit protection is built-in. When CS voltage  $V_{CS}$  exceeds the threshold ( $V_{CS}$ \_SD 1.7 typ.) of the output diode short-circuit protection, RT7306 will shut down the PWM output (GD pin) in few cycles to prevent the converter from damage. It will be auto-restarted when the failure condition is recovered.

### VDD Under-Voltage Lockout (UVLO) and

### Over-Voltage Protection (VDD OVP)

RT7306 will be enabled when VDD voltage ( $V_{DD}$ ) exceeds rising UVLO threshold ( $V_{TH_ON}$ , 17V typ.) and disabled when  $V_{DD}$  is lower than falling UVLO threshold ( $V_{TH_OFF}$ , 8.5V typ.).

When  $V_{DD}$  exceeds its over-voltage threshold ( $V_{OVP}$ , 37.4V typ.), the PWM output of RT7306 is shut down. It will be auto-restarted when the VDD is recovered to a normal level.



DS7306-02 January 2016

## www.richtek.com

5

### Figure 4. PWM Triggered Method

5µs

t<sub>START</sub>

t<sub>S(MIN)</sub>

t<sub>S(MIN)</sub>

t<sub>S(MIN)</sub>

### HV Start-up Device

An in-house design 500V start-up device is integrated in RT7306 to minimize the power loss and shorten the start-up time. The HV start-up device will be turned on during start-up period and be turned off during normal operation. It provides fast start-up time and no power loss in this path during normal operation. A  $10k\Omega$ resistor is recommended to be connected in series with HV pin.

### **Dimming Function**

An analog dimming function is embedded in RT7306. When the voltage on the DIM pin (V<sub>DIM</sub>) is within V<sub>DIM\_LOW</sub> and V<sub>DIM\_HIGH</sub>, the regulation factor of constant current control (K<sub>CC</sub>) is linearly proportional to V<sub>DIM</sub>, as shown in Figure 5.



#### **Over-Temperature Protection (OTP)**

The RT7306 provides an internal OTP function to protect the controller itself from suffering thermal stress and permanent damage. It's not suggested to use the function as precise control of over temperature. Once the junction temperature is higher than the OTP threshold (T<sub>SD</sub>, 150°C typ.), the controller will shut down until the temperature cools down by 30°C (typ.). Meanwhile, if V<sub>DD</sub> reaches falling UVLO threshold voltage (VTH\_OFF), the controller will hiccup till the over temperature condition is removed.

Copyright © 2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com

## **RT7306**

### Absolute Maximum Ratings (Note 1)

	40\/
• Supply Voltage, V <sub>DD</sub> –0.3V to	10 1
• Gate Driver Output, GD0.3V to	20V
• Other Pins0.3V to	6V
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOP-8 0.48W	
Package Thermal Resistance (Note 2)	
SOP-8, θJA 206.9°C/	W
Lead Temperature (Soldering, 10 sec.) 260°C	
Junction Temperature 150°C	
• Storage Temperature Range	150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model) (Except HV pin) 2kV	
MM (Machine Model) 200V	

## Recommended Operating Conditions (Note 4)

٠	Supply Input Voltage, V <sub>DD</sub>	11V to 34V
•	COMP Voltage, V <sub>COMP</sub>	0.7V to 4.3V
٠	Junction Temperature Range	–40°C to 125°C

## **Electrical Characteristics**

(V\_DD = 15V, T\_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
HV Section							
HV Start-up Average Current	I <sub>HV_ST</sub>	$V_{DD} < V_{TH_ON}, V_{HV} = 100V$	1			mA	
Off State Leakage Current		$V_{DD} = V_{TH_ON} + 1V,$ $V_{HV} = 500V$			30	μA	
VDD Section							
VDD OVP Threshold Voltage	Vovp	V <sub>DD</sub> Rising	35.4	37.4	39.4	V	
Rising UVLO Threshold Voltage	VTH_ON		16	17	18	V	
Falling UVLO Threshold Voltage	VTH_OFF		7.5	8.5	9.5	V	
Fault Released Voltage	Vth_fr			6		V	
VDD Holdup Mode Entry Point	V <sub>DD_ET</sub>			10		V	
VDD Holdup Mode Ending Point	Vdd_ed			10.5	-	V	
Operating Current	IDD_OP	$V_{DD} = 15V$ , $I_{ZCD} = 0$ , GD open		2	3	mA	
Operating Current at Shutdown		Vdd = Vth_off		60		μA	
Start-up Current	IVDD_ST	$V_{DD} = V_{TH_ON} - 1V$		15	30	μA	
ZCD Section							
Lower Clamp Voltage	VZCDL	$I_{ZCD} = 0$ to $-2.5$ mA	-50	0	60	mV	
ZCD OVP Threshold Voltage	V <sub>ZCD_OVP</sub>		3.04	3.2	3.36	V	

 Copyright © 2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

 DS7306-02
 January 2016
 www.richtek.com



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Dimming Control Section							
Analog Dimming Low Threshold Voltage	V <sub>DIM_LOW</sub>		250	300	350	mV	
Analog Dimming High Threshold Voltage	Vdim_high			2.8		V	
DIM Sourcing Current			0.5	1	2	μA	
Constant Current Control Section							
Maximum Regulated factor for constant-current control	KCC(MAX)	V <sub>DIM</sub> = 3V	246.25	250	253.75	mV	
Maximum Comp Voltage	VCOMP(MAX		5	5.5		V	
Minimum Comp Voltage	VCOMP(MIN)			0.5		V	
Maximum Sourcing Current	ICOMP(MAX)	During start-up period		100		μA	
Current Sense Section							
Leading Edge Blanking Time	t <sub>LEB</sub>		240	400	570	ns	
Peak Current Shutdown Voltage Threshold	Vcs_sd		1.53	1.7	1.87	V	
Peak Current Limitation at Normal Operation	Vcs_cl		1.08	1.2	1.32	V	
Propagation Delay Compensation Factor	KPC	$I_{CS} = K_{PC} \times I_{ZCD}, I_{ZCD} = -150 \mu A$		0.042		A/A	
Gate Driver Section							
Rising Time	t <sub>R</sub>	$V_{DD} = 15V, C_L = 1nF$		250	350	ns	
Falling Time	tF	$V_{DD} = 15V, C_L = 1nF$		40	70	ns	
Gate Output Clamping Voltage	VCLAMP	$V_{DD} = 15V, C_L = 1nF$	10.8	12	13.2	V	
Internal Pull Low Resistor	R <sub>GD</sub>			40		kΩ	
Timing Control Section							
Minimum on-Time	ton(MIN)	I <sub>ZCD</sub> = -150μA	1	1.25	1.6	μS	
Minimum Switching Period	ts(MIN)		7	8.5	10	μS	
Duration of Starter at Normal Operation	<b>t</b> START		75	130	300	μs	
Maximum on-Time	ton(max)		29	47	65	μS	
Over-Temperature Protection (	OTP) Section						
OTP Temperature Threshold	T <sub>OTP</sub>	(Note 5)		150		°C	
OTP Temperature Hysteresis	TOTP-HYS	(Note 5)		30		°C	

**Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2.  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}C$  on a low effective two-layer thermal conductivity test board of JEDEC 51-3.

Note 3. Devices are ESD sensitive. Handling precaution recommended.


Note 4. The device is not guaranteed to function outside its operating conditions.

Note 5. Guarantee by design.




## **Typical Application Circuit**

### **Flyback Application Circuit**




#### **Buck-Boost Application Circuit**






## **Typical Operating Characteristics**




Copyright © 2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. www.richtek.com DS7306-02 January

**RT7306** 




Copyright © 2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation. DS7306-02 January 2016 www.richtek.com

RICHTEK







### **Application Information**

### **Output Current Setting**

Considering the conversion efficiency, the programmed DC level of the average output current ( $I_{OUT}(t)$ ) can be derived as :

$$I_{OUT\_CC} = \frac{1}{2} \times \frac{NP}{NS} \times \frac{KCC}{RCS} \times CTR_{TX1}$$

 $CTR_{TX1} = \frac{I_{SEC\_PK}}{I_{PRI\_PK}} \times \frac{N_S}{N_P}$ 

in which CTR<sub>TX1</sub> is the current transfer ratio of the transformer TX1,  $I_{SEC_PK}$  is the peak current of the secondary side, and  $I_{PRI_PK}$  is the peak current of the primary side. CTR<sub>TX1</sub> can be estimated to be 0.9. According to the above parameters, current sense resistor  $R_{CS}$  can be determined as the following equation :

 $RCS = \frac{1}{2} \times \frac{NP}{NS} \times \frac{KCC}{I_{OUT\_CC}} \times CTR_{TX1}$ 

### **Propagation Delay Compensation Design**

The V<sub>CS</sub> deviation ( $\Delta$ V<sub>CS</sub>) caused by propagation delay effect can be derived as:

$$\Delta V_{CS} = \frac{V_{IN} \cdot t_D \cdot R_{CS}}{L_m} \label{eq:VCS} \ ,$$

in which  $t_D$  is the delay period which includes the propagation delay of RT7306 and the turn-off transition of the main MOSFET. The sourcing current from CS pin of RT7306 (I<sub>CS</sub>) can be expressed as :

$$I_{CS} = K_{PC} \cdot V_{IN} \cdot \frac{N_A}{N_P} \cdot \frac{1}{R_{ZCD1}}$$

where  $N_{\text{A}}$  is the turns number of the auxiliary winding.  $R_{\text{PC}} \text{ can be designed by :}$ 

$$R_{PC} = \frac{\Delta V_{CS}}{I_{CS}} = \frac{t_D \cdot R_{CS} \cdot R_{ZCD1}}{L_m \cdot K_{PC}} \cdot \frac{N_P}{N_A}$$

In addition, RPC must be higher than 750 $\Omega$ .

### Feed-Forward Compensation Design

The COMP voltage,  $V_{COMP},$  is a function of the resistor  $R_{ZCD1}$  as following :

$$\mathsf{R}_{\mathsf{ZCD1}} = \left(\mathsf{V}_{\mathsf{IN}\_\mathsf{pk}} \times \frac{\mathsf{N}_{\mathsf{A}}}{\mathsf{N}_{\mathsf{P}}} \times \mathsf{K}_{\mathsf{IV}}\right) \times \sqrt{\frac{\left(\frac{\mathsf{t}_{\mathsf{ON}}}{\mathsf{t}_{\mathsf{S}}}\right) \times \mathsf{Gm}_{\mathsf{ramp}} \times \mathsf{t}_{\mathsf{ON}}}{2 \times \mathsf{C}_{\mathsf{ramp}} \times \left(\mathsf{V}_{\mathsf{COMP}} - \mathsf{V}_{\mathsf{D}}\right)}}$$

RICHTEK

in which K<sub>IV</sub>, Gm<sub>ramp</sub>, and C<sub>ramp</sub> are fixed parameters in the RT7306, and the typical value are :  $K_{IV} = 2.5$ V/mA, Gm<sub>ramp</sub> = 8µA/V, C<sub>ramp</sub> = 6.5pF.

 $V_D$  is the offset of the constant on-time comparator, and its typical value is 0.63V. It is recommended to design  $V_{COMP} = 2$  to 3V. If the COMP voltage is over its recommended operating range (0.7 to 4.3V), output current regulation may be affected. Thus, the resistors  $R_{ZCD1}$  can be determined according to the above parameters.

#### **Minimum On-Time Setting**

The RT7306 limits a minimum on-time ( $t_{ON(MIN)}$ ) for each switching cycle. The  $t_{ON(MIN)}$  can be derived from the following equations.

 $tON(MIN) \times I_{ZCD\_SH} = 187.5p \cdot sec \cdot A (typ.)$ 

Thus, R<sub>ZCD1</sub> can be determined by:

$$R_{ZCD1} = \frac{t_{ON(MIN)} \times V_{IN}}{187.5p} \times \frac{N_A}{N_P} \text{ (typ.)}$$

In addition, the current flowing out of ZCD pin must be lower than 2.5mA (typ.). Thus, the  $R_{ZCD1}$  is also determined by :

$$R_{ZCD1} > \frac{\sqrt{2} \cdot V_{AC(MAX)}}{2.5m} \times \frac{N_{A}}{N_{P}}$$

where the  $V_{AC(MAX)}$  is maximum input AC voltage.

### **Output Over-Voltage Protection Setting**

Output OVP is achieved by sensing the voltage on the auxiliary winging. It is recommended that output OV level ( $V_{OUT_OVP}$ ) is set at 120% of nominal output voltage ( $V_{OUT}$ ). Thus,  $R_{ZCD1}$  and  $R_{ZCD2}$  can be determined by the equation as :

$$V_{OUT} \times \frac{N_A}{N_S} \times \frac{R_{ZCD2}}{R_{ZCD1} + R_{ZCD2}} \times 120\% = 3.2V(typ.)$$

#### Adaptive Blanking Time

When the MOSFET is turned off, the leakage inductance of the transformer and parasitic capacitance (Coss) of the MOSFET induce resonance waveform on the ZCD pin. The resonance waveform may make the controller false trigger the ZCD OVP, and it may cause the controller operate in unstable condition. As load increases, the resonance time also increases. It is recommended to add a 10pF to 47pF bypass capacitor, and it should be as close to ZCD pin as possible. The larger bypass capacitor may cause phase shift on ZCD waveform, so the MOSFET is not turned on at exact valley point.

To avoid the above issue, the RT7306 provides adaptive blanking time ( $t_{BK}$ ). It varies with the peak voltage of the CS pin ( $V_{CS_PK}$ ), as shown by the following formula :

 $t_{BK} = 2\mu s + V_{CS_{PK}} \times 2\mu s/V$  (typ.)

#### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

#### $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$

Where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For SOP-8 packages, the thermal resistance,  $\theta_{JA}$ , is 206.9°C/W on a standard JEDEC 51-3 two-layer thermal test board. The maximum power dissipation at T<sub>A</sub>= 25°C can be calculated by the following formula:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (206.9^{\circ}C/W) = 0.48W$  for SOP-8 package.

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 6

allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 6. Derating Curve of Maximum Power Dissipation

## RICHTEK

#### Layout Considerations

A proper PCB layout can abate unknown noise interference and EMI issue in the switching power supply. Please refer to the guidelines when designing a PCB layout for switching power supply :

- The current path(1) from input capacitor, transformer, MOSFET, R<sub>CS</sub> return to input capacitor is a high frequency current loop. The path(2) from GD pin, MOSFET, R<sub>CS</sub> return to the ground of the IC is also a high frequency current loop. They must be as short as possible to decrease noise coupling and kept a space to other low voltage traces, such as IC control circuit paths, especially. Besides, the path(3) between MOSFET ground(b) and IC ground(d) is recommended to be as short as possible, too.
- The path(4) from RCD snubber circuit to MOSFET is a high switching loop. Keep it as small as possible.

- The path(5) from input capacitor to HV pin is a high voltage loop. Keep a space from path(5) to other low voltage traces.
- It is good for reducing noise, output ripple and EMI issue to separate ground traces of input capacitor(a), MOSFET(b), auxiliary winding(c) and IC control circuit(d). Finally, connect them together on input capacitor ground(a). The areas of these ground traces should be kept large.
- ► To minimize parasitic trace inductance and EMI, minimize the area of the loop connecting the secondary winding, the output diode, and the output filter capacitor. In addition, apply sufficient copper area at the anode and cathode terminal of the diode for heat-sinking. It is recommended to apply a larger area at the quiet cathode terminal. A large anode area will induce high-frequency radiated EMI.





Figure 7. PCB Layout Guide



### **Outline Dimension**



Cumula al	Dimensions I	n Millimeters	<b>Dimensions In Inches</b>		
Symbol	Min	Max	Min	Max	
А	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.170	0.254	0.007	0.010	
I	0.050	0.254	0.002	0.010	
J	5.791	6.200	0.228	0.244	
М	0.400	1.270	0.016	0.050	

8-Lead SOP Plastic Package

### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2016 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.